## EM78F661N

# 8-Bit Microcontroller

# Product Specification

Doc. Version 2.1

ELAN MICROELECTRONICS CORP.

January 2010



#### **Trademark Acknowledgments:**

IBM is a registered trademark and PS/2 is a trademark of IBM. Windows is a trademark of Microsoft Corporation.

ELAN and ELAN logo are trademarks of ELAN Microelectronics Corporation.

## Copyright © 2009 ~ 2010 by ELAN Microelectronics Corporation All Rights Reserved Printed in Taiwan

The contents of this specification are subject to change without further notice. ELAN Microelectronics assumes no responsibility concerning the accuracy, adequacy, or completeness of this specification. ELAN Microelectronics makes no commitment to update, or to keep current the information and material contained in this specification. Such information and material may change to conform to each confirmed order.

In no event shall ELAN Microelectronics be made responsible for any claims attributed to errors, omissions, or other inaccuracies in the information or material contained in this specification. ELAN Microelectronics shall not be liable for direct, indirect, special incidental, or consequential damages arising from the use of such information or material.

The software (if any) described in this specification is furnished under a license or nondisclosure agreement, and may be used or copied only in accordance with the terms of such agreement.

ELAN Microelectronics products are not intended for use in life support appliances, devices, or systems. Use of ELAN Microelectronics product in such applications is not supported and is prohibited.

NO PART OF THIS SPECIFICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESSED WRITTEN PERMISSION OF ELAN MICROELECTRONICS.



#### **ELAN MICROELECTRONICS CORPORATION**

#### Headquarters:

No. 12, Innovation 1<sup>st</sup> Road Hsinchu Science Park Hsinchu, TAIWAN 30076 Tel: +886 3 563-9977 Fax: +886 3 563-9966 webmaster@emc.com.tw http://www.emc.com.tw

#### **Hong Kong:**

#### Elan (HK) Microelectronics Corporation, Ltd.

Flat A, 19F., World Tech Centre 95 How Ming Street, Kwun Tong Kowloon, HONG KONG Tel: +852 2723-3376 Fax: +852 2723-7780

#### Shenzhen:

## Elan Microelectronics Shenzhen, Ltd.

3F, SSMEC Bldg., Gaoxin S. Ave. I Shenzhen Hi-tech Industrial Park (South Area), Shenzhen CHINA 518057

Tel: +86 755 2601-0565 Fax: +86 755 2601-0500 elan-sz@elanic.com.cn

#### USA:

## Elan Information Technology Group (U.S.A.)

PO Box 601 Cupertino, CA 95015 U.S.A.

Tel: +1 408 366-8225 Fax: +1 408 366-8225

#### Shanghai:

## Elan Microelectronics Shanghai, Ltd.

#34, First Fl., 2<sup>nd</sup> Bldg., Lane 122, Chunxiao Rd. Zhangjiang Hi-Tech Park Shanghai, CHINA 201203 Tel: +86 21 5080-3866 Fax: +86 21 5080-4600 elan-sh@elanic.com.cn



1	Gen	eral De	scription	1
2	Feat	ures		1
3	Pin /	Assignr	nent	2
4	Pin I	Descrip	otion	3
5		-	ram	
6		•	Description	
•			•	
	6.1	6.1.1	tional Registers	
		-	,	
		6.1.2	R1 (Timer Clock)	
		6.1.3	R2 (Program Counter and Stack)	
		6.1.4	R3 (Status Register)	
		6.1.5	R4 (RAM Select Register)	
		6.1.6	Bank 0 R5 ~ R6, R8 (Port 5 ~ Port 6, Port 8)	
		6.1.7	Bank 0 R9 (TBLP: Table Point Register for Instruction TBRD)	
		6.1.8	Bank 0 RA (Wake-up Control Register)	
		6.1.9	Bank 0 RB (EEPROM Control Register)	
			Bank 0 RC (128 Bytes EEPROM Address)	
			Bank 0 RD (128 Bytes EEPROM Data)	
			Bank 0 RE (Mode Select Register)	
			Bank 0 RF (Interrupt Status Register 1)	
			R10 ~ R3F	
			Bank 1 R5~R7	
			Bank 1 R8 (IRC Select Register)	
			Bank 1 R9~RE	
			Bank 1 RF (Interrupt Status Register 2)	
			Bank 2 R5 AISR (ADC Input Select Register)	
			Bank 2 R6 ADCON (A/D Control Register)	
		6.1.21		
			Bank 2 R8 ADDH (AD High 8-Bit Data Buffer)	
			Bank 2 R9 ADDL (AD Low 2-Bit Data Buffer)	
			Bank 2 RA~RF	
			Bank 3 R5	
			Bank 3 R6 (TBHP : Table Point Register for Instruction TBRD )	
			Bank 3 R7 (CMPCON: Comparator 2 Control Register)	
			Bank 3 R8 ~ RC	
			Bank 3 RD TC3CR (Timer 3 Control)	
			Bank 3 RE TC3D (Timer 3 Data Buffer)	
		6.1.31	Bank 3 RF	23



6.2	Specia	Function Registers	. 24
	6.2.1	A (Accumulator)	24
	6.2.2	CONT (Control Register)	24
	6.2.3	IOC5 ~ IOC6, IOC8 (I/O Port Control Register)	25
	6.2.4	IOC7, IOC9	25
	6.2.5	IOCA (WDT Control Register)	25
	6.2.6	IOCB (Pull-down Control Register 2)	26
	6.2.7	IOCC (Open-drain Control Register)	26
	6.2.8	IOCD (Pull-high Control Register 2)	27
	6.2.9	IOCE (Interrupt Mask Register 2)	27
	6.2.10	IOCF (Interrupt Mask Register 1)	28
6.3	TCC/W	/DT and Prescaler	. 28
6.4	I/O Po	rts	. 29
6.5	Reset	and Wake-up	. 32
	6.5.1	Reset	32
	6.5.2	Status of RST, T, and P of the Status Register	41
6.6	Interru	pt	. 42
6.7	Data E	EPROM	. 43
	6.7.1	Data EEPROM Control Register	43
		6.7.1.1 RB (EEPROM Control Register)	
		6.7.1.2 RC (128 Bytes EEPROM Address)	
		6.7.1.3 RD (128 Bytes EEPROM Data)	
	6.7.2	Programming Steps / Example Demonstration	
		6.7.2.1 Programming Steps	45
		6.7.2.2 Example Demonstration Programs	45
6.8	Analog	ı-to-Digital Converter (ADC)	. 46
	6.8.1	ADC Control Register (AISR/R5, ADCON/R6)	
		6.8.1.1 Bank 2 R5 AISR (ADC Input Select Register)	46
		6.8.1.2 Bank 2 R6 ADCON (A/D Control Register)	
	6.8.2	ADC Data Buffer (ADDH, ADDL/R8, R9)	48
	6.8.3	A/D Sampling Time	48
	6.8.4	A/D Conversion Time	48
	6.8.5	A/D Operation during Sleep Mode	49
	6.8.6	Programming Steps/Considerations	49
		6.8.6.1 Programming Steps	49
		6.8.6.2 Demonstration Programs	50
6.9	Timer/	Counter 3	. 52
6.10	Compa	arator	. 53
		External Reference Signal	
	6.10.2	Comparator Outputs	54
	6.10.3	Interrupt	54
	6.10.4	Wake-up from Sleep Mode	55



	6.11 Oscillator	55
	6.11.1 Oscillator Modes	55
	6.11.2 Crystal Oscillator/Ceramic Resonators (Crystal)	
	6.11.3 External RC Oscillator Mode	
	6.11.4 Internal RC Oscillator Mode	
	6.12 Code Option Register	
	6.12.1 Code Option Register (Word 0)	
	6.12.2 Code Option Register (Word 1)	
	6.12.3 Customer ID Register (Word 2)	
	6.13 Power-on Considerations	
	6.14 External Power-on Reset Circuit	62
	6.15 Residue-Voltage Protection	63
	6.16 Instruction Set	64
7	Timing Diagram	67
8	Absolute Maximum Ratings	68
9	DC Electrical Characteristics	68
10	AC Electrical Characteristics	72
	APPENDIX	
Α	Package Type	73
В	Packaging Configuration	74
	B.1 EM78F661NMS10	74
	B.2 EM78F661NAD16	75
	B.3 EM78F661NASO16A	76
С	Quality Assurance and Reliability	77



## **Specification Revision History**

Doc. Version	Revision Description	Date
1.0	Initial released version	2009/06/17
2.0	Deleted ICE652N information.     Added CPU operation with Green/Idle mode, also added TBRD instructions.     Indicated the use of ICE660N to simulate EM78F661N.	2009/09/08
2.1	<ol> <li>Redefined the CPU Operation Mode information.</li> <li>Added IRC mode selection information on Bank 1 R8&lt;7,6&gt; and Word 1&lt;12&gt;.</li> </ol>	2010/01/06



#### 1 General Description

The EM78F661N is an 8-bit microprocessor designed and developed with low-power, high-speed CMOS technology and high noise immunity. It has an on-chip 1K×13-bit Electrical Flash Memory and 128×8-bit in-system programmable EEPROM. It provides three protection bits to prevent intrusion of user's Flash memory code. Twelve Code option bits are also available to meet user's requirements.

With its enhanced Flash-ROM features, the EM78F661N provides a convenient way of developing and verifying user's programs. Moreover, this Flash-ROM device offers the advantages of easy and effective program updates, using development and programming tools. Users can avail of the ELAN Writer to easily program their development codes.

#### 2 Features

- CPU configuration
  - 1K×13 bits on-chip Flash memory
  - 48×8 bits on-chip registers (SRAM)
  - 128 bytes in-system programmable EEPROM
     \*Endurance: 1,000,000 write/erase cycles
  - More than 10 years data retention
  - · 8-level stacks for subroutine nesting
  - 3 programmable Level Voltage Reset
     LVR: 4.0V, 3.5V, 2.7V
  - Less than 1.5 mA at 5V / 4 MHz
  - Typically 20 μA, at 3V / 32kHz
  - Typically 1.5 μA, during sleep mode
- I/O port configuration
  - 3 bidirectional I/O ports: P5, P6 and P8
  - 14 I/O pins
  - Wake-up port : P6
  - High sink port : P6
  - 6 programmable pull-high I/O pins
  - 5 programmable pull-down I/O pins
  - 6 programmable open-drain I/O pins
  - External interrupt with Wake-up : P60
- Operating voltage range
  - 2.4V~5.5V at -40°C~85°C (Industrial)
  - 2.2V~5.5V at 0°C~70°C (Commercial)
- Operating frequency range (base on two clocks)
  - Crystal mode : DC~16MHz @ 4.5V~5.5V ;

DC~8MHz @ 3V~5.5V;

DC~4MHz @ 2.2V~5.5V

ERC mode : DC~16MHz @ 4.5V~5.5V ;

DC~8MHz @ 3V~5.5V;

DC~4MHz @ 2.2V~5.5V

IRC mode : DC~16MHz @ 4.5V~5.5V ;
 DC~4MHz @ 2.2V~5.5V

Internal RC	Drift Rate							
	Temperature (-40°C~85°C)		Process	Total				
4 MHz	± 3%	± 5%	± 2.5%	± 10.5%				
16 MHz	± 3%	± 5%	± 2.5%	± 10.5%				
8 MHz	± 3%	± 5%	± 2.5%	± 10.5%				

- Six available interrupts
  - Internal interrupt: 3
  - External interrupt: 3
- 6 channels Analog-to-Digital Converter with 10-bit resolution
- One set of comparator

Offset voltage: smaller than 5 mV

- One 8-bit Timer/Counter
  - TC3 : Timer/Counter/PDO (programmable divider output)/PWM (pulse width modulation)
- Peripheral configuration
  - 8-bit real time clock only (TCC) with overflow interrupt
  - External interrupt input pin
  - 2/4/8/16 clocks per instruction cycle selected by code option
  - Power down (Sleep) mode
  - High EFT immunity
- Single instruction cycle commands
- Special Features
  - Programmable free running Watchdog Timer
  - Power-on voltage detector available (2.0V ~ 2.1V)
- Package Type:

10-pin MSOP 118mil : EM78F661NMS10J/S
 16-pin DIP 300mil : EM78F661NAD16J/S
 16-pin SOP 150mil : EM78F661NASO16AJ/S

Note: These are all Green Products which do not contain hazardous substances.



## 3 Pin Assignment

(1) 10-Pin MSOP




Figure 3-1 EM78F661NMS10

EM78F661NAD16
EM78F661NASO16A

(2) 16-Pin DIP/SOP



## 4 Pin Description

Table 4-1 EM78F661NMS10 -10 Pins

Symbol	Pin No.	Туре	Function			
P57	10	I/O	Bidirectional 1-bit input/output pins. P57 can be used as 8-bit timer/counter or programmable divider output (PDO).			
P60 ~P63	2~5	I/O	Bidirectional 4-bit input/output ports.  These can be used as pull-high or open drain by software programming.  P60~63 can be used as pull-down by software programming.  These can be used as 4-channel, 10-bit resolution A/D converter.  P60 can be used as external interrupt.			
P80~P82 8~6 I/O		I/O	P80 ~ P82 are bidirectional I/O ports.  P80 can act as CO2.  P81 can act as CIN2+.  P82 can act as CIN2  * P81 is DATA pin for Writer programming (Required).  * P82 is CLK pin for Writer programming (Required).  * For ISP (In System Programming) design rules, refer to "EM78F6xxN/5xxN MCU Programming" Application Notes			
VDD	9	-	Power supply pin			
VSS	1	-	Ground			



Table 4-2 EM78F661NAD16, EM78F661NASO16A -16 Pins

Symbol	Pin No.	Туре	Function
P50 P54 P55 P57	1 14 15 16	I/O	Bidirectional 4-bit input/output pins. P50 can be used as pull-down by software programming. P50 can be used as external reference voltage for ADC P57 can be used as 8-bit timer/counter or programmable divider output (PDO).
P60~ P65	5~9, 2	I/O	Bidirectional 6-bit input/output ports.  These can be used as pull-high or as open drain by software programming.  P60~63 can be used as pull-down by software programming.  These can be used as 6-channel, 10-bit resolution A/D converter.  P60 can be used as external interrupt.
P80~P83	10, 12~11, 3	I/O	P80 ~ P83 are bidirectional I/O ports. P80 can act as CO2. P81 can act as CIN2+. P82 can act as CIN2  * P81 is DATA pin for Writer programming (Required).  * P82 is CLK pin for Writer programming (Required).  * For ISP (In System Programming) design rules, refer to "EM78F6xxN/5xxN MCU Programming" Application Notes.
OSCO / ERCin	15	I/O	Clock output from crystal oscillator. External RC oscillator clock input pin.
OSCI / RCOUT	14	I/O	External clock crystal resonator oscillator input pin. Clock output from internal RC oscillator.
/RESET	3	ı	Schmitt trigger input pin. If this pin remains at logic low, the controller is reset.  * /RESET is /RESET pin for Writer programming (Required).  * For ISP (In System Programming) design rules, refer to "EM78F6xxN/5xxN MCU Programming" Application Notes.
VDD	13	-	Power supply pin
VSS	4	-	Ground



## 5 Block Diagram




Figure 5-1 Functional Block Diagram



## 6 Functional Description

#### 6.1 Operational Registers

#### 6.1.1 R0 (Indirect Addressing Register)

R0 is not a physically implemented register. It is used as an indirect addressing pointer. Any instruction using R0 as a pointer actually accesses data pointed by the RAM Select Register (R4).

#### 6.1.2 R1 (Timer Clock)

R1 is incremented by the instruction cycle clock. It is writable and readable as any other registers. It is defined by resetting PSTE (CONT-3).

The prescaler is assigned to TCC, if the PSTE bit (CONT-3) is reset. The content of the prescaler counter is cleared only when the TCC register is written with a value.

#### 6.1.3 R2 (Program Counter and Stack)

Depending on the device type, R2 and hardware stack are 10-bit wide. The structure is depicted in Figure 6-1.

The configuration structure generates 1K×13 bits on-chip Flash ROM addresses to the relative programming instruction codes. One program page is 1024 words long.

R2 is set as all "0"s when under a reset condition.

"JMP" instruction allows direct loading of the lower 10 program counter bits. Thus, "JMP" allows the PC to go to any location within a page.

"CALL" instruction loads the lower 10 bits of the PC, and PC+1 are pushed onto the stack. Thus, the subroutine entry address can be located anywhere within a page.

"RET" ("RETL k", "RETI") instruction loads the program counter with the contents of the top-level stack.

"ADD R2, A" allows a relative address to be added to the current PC, and the ninth and above bits of the PC will increase progressively.

"MOV R2, A" allows loading an address from the "A" register to the lower 8 bits of the PC, and the ninth and tenth bits of the PC remain unchanged.



Any instruction except "ADD R2,A" that is written to R2 (e.g. "MOV R2, A", "BC R2, 6") will cause the ninth bit and the tenth bit (A8~A9) of the PC to remain unchanged.

All instructions are single instruction cycle (fclk/2, fclk/4, fclk/8 or fclk/16) except for the instruction that would change the contents of R2 and "TBRD" instruction. The "TBRD" instructions need two instruction cycles.




Figure 6-1 Program Counter Organization






Figure 6-2 Data Memory Configuration



#### 6.1.4 R3 (Status Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	Т	Р	Z	DC	С

Bits 7 ~ 5: Not used, set to "0" at all time.

Bit 4 (T): Time-out bit

Set to 1 with the "SLEP" and "WDTC" commands, or during power up and reset to 0 by WDT time-out.

Bit 3 (P): Power down bit

Set to 1 during power-on or by a "WDTC" command and reset to 0 by a "SLEP" command.

Bit 2 (Z): Zero flag

Set to "1" if the result of an arithmetic or logic operation is zero.

Bit 1 (DC): Auxiliary carry flag

Bit 0 (C): Carry flag

#### 6.1.5 R4 (RAM Select Register)

Bits 7 ~ 6: Used to select Bank 0 ~ Bank 3

**Bits 5 ~ 0:** Used to select registers (Address: 00~3F) in indirect addressing mode. See the data memory configuration in Figure 6-2.

#### 6.1.6 Bank 0 R5 ~ R6, R8 (Port 5 ~ Port 6, Port 8)

R5 ~ R6, R8 are I/O registers.

## 6.1.7 Bank 0 R9 (TBLP: Table Point Register for Instruction TBRD)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RBit7	RBit6	RBit5	RBit4	RBit3	RBit2	RBit1	RBit0

Bits 7 ~ 0: These are the least 8 significant bits of address for program code.

#### NOTE

- Bank 0 R9 overflow will carry to Bank 3 R6.
- Bank 0 R9 underflow will borrow from Bank 3 R6.



#### 6.1.8 Bank 0 RA (Wake-up Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMP2WE	ICWE	ADWE	EXWE	-	-	-	-

Bit 7 (CMP2WE): Comparator 2 wake-up enable bit.

0: Disable Comparator 2 wake-up

1 : Enable Comparator 2 wake-up

When the Comparator 2 output status change is used to enter an interrupt vector or to wake-up the EM78F661N from sleep mode, the CMP2WE bit must be set to "Enable".

Bit 6 (ICWE): Port 6 input status change wake-up enable bit

0 : Disable Port 6 input status change wake-up

1 : Enable Port 6 input status change wake-up

Bit 5 (ADWE): ADC wake-up enable bit

0: Disable ADC wake-up

1 : Enable ADC wake-up

When ADC Complete is used to enter an interrupt vector or to wake-up the EM78F661N from sleep with A/D conversion running, the ADWE bit must be set to "Enable".

Bit 4 (EXWE): External /INT wake-up enable bit

0: Disable External /INT pin wake-up

1 : Enable External /INT pin wake-up

Bits 3 ~ 0: Not used, set to "0" at all time.



#### 6.1.9 Bank 0 RB (EEPROM Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RD	WR	EEWE	EEDF	EEPC	-	-	-

Bit 7 (RD): Read control register

0: Does not execute EEPROM read

1 : Read EEPROM contents, (RD can be set by software, and cleared by hardware after Read instruction is completed)

Bit 6 (WR): Write control register

**0**: Write cycle to the EEPROM is completed.

1 : Initiate a write cycle, (WR can be set by software, and cleared by hardware after Write cycle is completed)

Bit 5 (EEWE): EEPROM Write Enable bit.

0: Prohibit write to the EEPROM

1 : Allows EEPROM write cycles

Bit 4 (EEDF): EEPROM Detect Flag

0: Write cycle is completed

1 : Write cycle is unfinished

Bit 3 (EEPC): EEPROM power-down control bit

0: Switch off the EEPROM

1 : EEPROM is operating

Bits 2 ~ 0: Not used, set to "0" at all time

#### 6.1.10 Bank 0 RC (128 Bytes EEPROM Address)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	EE_A6	EE_A5	EE_A4	EE_A3	EE_A2	EE_A1	EE_A0

Bits 6 ~ 0: 128 bytes EEPROM address

#### 6.1.11 Bank 0 RD (128 Bytes EEPROM Data)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EE_D7	EE_D6	EE_D5	EE_D4	EE_D3	EE_D2	EE_D1	EE_D0

Bits 7 ~ 0: 128 bytes EEPROM data



#### 6.1.12 Bank 0 RE (Mode Select Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	TIMERSC	CPUS	IDLE	i	-	1	-

Bit 7: Not used, set to "0" at all time.

Bit 6 (TIMERSC): TCC, TC3 clock source select.

0 : Fs is used as Fc1 : Fm is used as Fc

Bit 5 (CPUS): CPU Oscillator Source Select.

0 : Fs : Sub frequency for WDT internal RC time base

1 : Fm : Main-oscillator clock

When CPUS=0, the CPU oscillator selects a sub-oscillator and the main oscillator is stopped.


Bit 4 (IDLE): Idle Mode Enable Bit.

 $\mathbf{0}$ : IDLE="0" + SLEP instruction  $\rightarrow$  Sleep mode

1 : IDLE="1" + SLEP instruction → Idle mode



#### **CPU Operation Mode**



Oscillator (Normal Mode Source)	CPU Mode Status	Oscillator Stable Time (s) <sup>1</sup>	Count from Normal/Green (CLK) <sup>2</sup>	
	$Sleep/Idle \to Normal$	0.5 ms ~ 2 ms	254 CLK	
Crystal ; 1M ~ 16 MHz	$Green \to Normal$	0.5 ms ~ 2 ms	254 CLK	
TW TO WILL	Sleep/Idle → Green	< 100 µs	32 CLK	
	$Sleep/Idle \to Normal$	< F. 110		
ERC ; 3.5 MHz	$Green \to Normal$	< 5 µs	32 CLK	
3.3 WII 12	Sleep/Idle → Green	< 100 µs		
IDO	$Sleep/Idle \to Normal$	< 2.40		
IRC ; 4M, 8M, 16 MHz	$Green \to Normal$	< 2 µs	32 CLK	
4IVI, OIVI, 10 IVIHZ	Sleep/Idle → Green	< 100 µs		

#### NOTE

- Stabilization time for the oscillator depends on the oscillator characteristics.
- <sup>2</sup>After the oscillator has stabilized, the CPU will count 254/32 CLK in Normal/Green mode and continue to work in Normal/Green mode.

Ex 1 : When the 4 MHz IRC wakes-up from Sleep mode to Normal mode, its total wake-up time is 2 μs + 32 CLK @ 4 MHz.

Ex 2 : When the 4 MHz IRC wakes-up from Sleep mode to Green mode, its total wake-up time is 100  $\mu$ s + 32 CLK @ 16kHz.

Bits 3 ~ 0: Not used, set to "0" at all time.



#### 6.1.13 Bank 0 RF (Interrupt Status Register 1)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	ADIF	-	-	-	EXIF	ICIF	TCIF

**Note:** "1" means with interrupt request

" 0 " means no interrupt occurs

Bit 7: Not used, set to "0" at all time

Bit 6 (ADIF): Interrupt flag for analog to digital conversion.

Set when AD conversion is completed, reset by software.

Bits 5 ~ 3: Not used, set to "0" at all time

**Bit 2 (EXIF):** External interrupt flag. Set by a falling edge on the /INT pin, reset by software.

**Bit 1 (ICIF):** Port 6 input status change interrupt flag. Set when Port 6 input changes, reset by software.

Bit 0 (TCIF): TCC overflow interrupt flag. Set when TCC overflows, reset by software.

#### NOTE

- RF can be cleared by instruction but cannot be set.
- IOCF is an interrupt mask register.
- The result of reading RF is the "logic AND" of RF and IOCF.

#### 6.1.14 R10 ~ R3F

All of these are 8-bit general-purpose registers.

#### 6.1.15 Bank 1 R5~R7

These are reserved registers.



#### 6.1.16 Bank 1 R8 (IRC Select Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RCM1	RCM0	-	-	-	-	-	-

Bits 7 ~ 6 (RCM1 ~ RCM0): IRC mode select bits. Bank 1 R8<7,6> will be enabled when Word 1<12> COBS0 = "1".

Writer Trim IRC	Bank 1	R8<7,6>	Frequency	Operating Voltage	Stable
Willer Trimi Inco	RCM1	RCM0	rrequeries	Range	Time
	0	0	4 MHz ± 2.5%	2.2V ~ 5.5V	< 5 µs
4 MHz	0	1	16 MHz ± 10%	4.5V ~ 5.5V	< 1.5 µs
4 1/11/12	1	0	8 MHz ± 10%	3.0V ~ 5.5V	< 3 µs
	1	1	х	1	-
	0	0	4 MHz ± 10%	2.2V ~ 5.5V	< 6 µs
16 MHz	0	1	16 MHz ± 2.5%	4.5V ~ 5.5V	< 1.25 µs
10 WIHZ	1	0	8 MHz ± 10%	3.0V ~ 5.5V	< 3 µs
	1	1	х	1	-
	0	0	4 MHz ± 10%	2.2V ~ 5.5V	< 6 µs
8 MHz	0	1	16 MHz ± 10%	4.5V ~ 5.5V	< 1.5 µs
O IVITIZ	1	0	8 MHz ± 2.5%	3.0V ~ 5.5V	< 2.5 µs
	1	1	х	-	-

#### NOTE

- The initial values of Bank1 R8<7,6> will be kept the same as Word 1<3,2>.
- If user changes the IRC frequency from A-frequency to B-frequency, the MCU needs to wait for some time for it to work. The waiting time corresponds to the B-frequency.

#### For Example:

1<sup>st</sup> step When user selects the 4 MHz at the Writer, the initial values of Bank 1 R8<7,6> would be "00", the same as the value of Word 1<3,2> is "00". If the MCU is free-running, it will work at 4 MHz ± 2.5%. Refer to the table below.

Writer Trim IRC	Bank 1	R8<7,6>	Fraguency	Operating Voltage	Stable
Writer Trim IRC	RCM1	RCM0	Frequency	Range	Time
	0	0	4 MHz ± 2.5%	2.2V ~ 5.5V	< 5 µs
4 MHz	0	1	16 MHz ± 10%	4.5V ~ 5.5V	< 1.5 µs
4 141172	1	0	8 MHz ± 10%	3.0V ~ 5.5V	< 3 µs
	1	1	х	-	-



 $2^{nd}$  step If it is desired to set Bank 1 R8<7,6> = "01" while the MCU is working at 4 MHz  $\pm$  2.5%, the MCU needs to hold for 1.5  $\mu$ s, then it will continue to work at 16 MHz  $\pm$  10%.

Writer Trim IDC	Bank 1	R8<7,6>	Fundament	Operating Voltage	Stable
Writer Trim IRC	RCM1	RCM0	Frequency	Range	Time
	0	0	4 MHz ± 2.5%	2.2V ~ 5.5V	< 5 µs
4 MHz	0	1	16 MHz ± 10%	4.5V ~ 5.5V	< 1.5 µs
4 WH2	1	0	8 MHz ± 10%	3.0V ~ 5.5V	< 3 µs
	1	1	х	-	-

 $3^{rd}$  step If it is desired to set Bank 1 R8<7,6> = "10" while the MCU is working at 16 MHz  $\pm$  10%, the MCU needs to hold for 3  $\mu$ s, then it will continue to work at 8 MHz  $\pm$  10%.

Writer Trim IRC	Bank 1	R8<7,6>	Fraguency	Operating Voltage	Stable
	RCM1	RCM0	Frequency	Range	Time
	0	0	4 MHz ± 2.5%	2.2V ~ 5.5V	< 5 µs
4 MU-	0	1	16 MHz ± 10%	4.5V ~ 5.5V	< 1.5 µs
4 MHz	1	0	8 MHz ± 10%	3.0V ~ 5.5V	< 3 µs
	1	1	х	-	-

 $4^{th}$  step If it is desired to set Bank 1 R8<7,6> = "00" while the MCU is working at 8 MHz  $\pm$  10%, the MCU needs to hold for 5  $\mu$ s, then it will continue to work at 4 MHz  $\pm$  2.5%.

Writer Trim IRC	Bank 1	R8<7,6>	Fraguenay	Operating Voltage	Stable
writer Trim IRC	RCM1	RCM0	Frequency	Range	Time
	0	0	4 MHz ± 2.5%	2.2V ~ 5.5V	< 5 µs
4 MHz	0	1	16 MHz ± 10%	4.5V ~ 5.5V	< 1.5 µs
4 WITZ	1	0	8 MHz ± 10%	3.0V ~ 5.5V	< 3 µs
	1	1	х	-	-



#### 6.1.17 Bank 1 R9~RE

These are reserved registers.

#### 6.1.18 Bank 1 RF (Interrupt Status Register 2)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMP2IF	-	TC3IF	-	-	-	-	-

**Bit 7 (CMP2IF):** Comparator 2 Interrupt Flag. Set when a change occurs in the Comparator 2 output, reset by software.

Bit 6: Not used, set to "0" at all time.

Bit 5 (TC3IF): 8-bit Timer/Counter 3 Interrupt Flag.

Bits 4 ~ 0: Not used, set to "0" at all time.

#### NOTE

The Interrupt flag is automatically set by hardware. It must be cleared by software.



#### 6.1.19 Bank 2 R5 AISR (ADC Input Select Register)

The AISR register individually defines the Port 6 pins as analog input or digital I/O.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0

Bits 7 ~ 6: Not used, set to "0" at all time.

Bit 5 (ADE5): AD converter enable bit of P65 pin

**0**: Disable ADC5, P65 functions as I/O pin.

1 : Enable ADC5 to function as analog input pin.

Bit 4 (ADE4): AD converter enable bit of P64 pin

0: Disable ADC4, P64 act as I/O pin.

1: Enable ADC4 to act as analog input pin.

Bit 3 (ADE3): AD converter enable bit of P63 pin.

0: Disable ADC3, P63 act as I/O pin.

1: Enable ADC3 to act as analog input pin.

Bit 2 (ADE2): AD converter enable bit of P62 pin.

0: Disable ADC2, P62 act as I/O pin.

1 : Enable ADC2 to act as analog input pin.

Bit 1 (ADE1): AD converter enable bit of P61 pin

0: Disable ADC1, P61 act as I/O pin

1 : Enable ADC1 to act as analog input pin

Bit 0 (ADE0): AD converter enable bit of P60 pin

0: Disable ADC0, P60 act as I/O pin.

1 : Enable ADC0 to act as analog input pin.

The following table shows the priority of P60/ADC0//INT.

P60 / ADC0 / /INT Pin Priority								
High	High Medium Low							
/INT	ADC0	P60						



#### 6.1.20 Bank 2 R6 ADCON (A/D Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VREFS	CKR1	CKR0	ADRUN	ADPD	ADIS2	ADIS1	ADIS0

Bit 7 (VREFS): Input source of the Vref of the ADC.

**0**: Vref of the ADC is connected to Vdd (default value), and the P50/VREF pin carries out the function of P50

1: Vref of the ADC is connected to P50/VREF

Bit 6 ~ Bit 5 (CKR1 ~ CKR0): Prescaler of ADC oscillator clock rate

00 = 1: 4 (default value)

01 = 1: 1 10 = 1: 16

11 = 1: 2

CKR1/CKR0	Operation Mode	Max. Operation Frequency
00	Fosc/4	4 MHz
01	Fosc	1 MHz
10	Fosc/16	16 MHz
11	Fosc/2	2 MHz

#### Bit 4 (ADRUN): ADC starts to run

**0** : reset on completion of AD conversion. This bit cannot be reset by software

1 : A/D conversion is started. This bit can be set by software.

Bit 3 (ADPD): ADC Power-down mode

**0**: switch off the resistor reference to save power even while the CPU is operating.

1: ADC is operating.

Bits 2 ~ 0 (ADIS2~ADIS0): Analog Input Select

000 = AN0/P60

001 = AN1/P61

010 = AN2/P62

011 = AN3/P63

100 = AN4/P64

101 = AN5/P65

110 = x

111 = x

The following table shows the priority of P50/VREF pin. They can only be changed when the ADIF bit and the ADRUN bit are both low.

P50/VREF Pin Priority							
High	Low						
VREF	P50						



#### 6.1.21 Bank 2 R7

These are reserved registers.

#### 6.1.22 Bank 2 R8 ADDH (AD High 8-Bit Data Buffer)

Bit 7 Bit 6		Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2

When A/D conversion is completed, the result of high 8-bit is loaded into the ADDH. The ADRUN bit is cleared, and the ADIF is set. R8 is read only.

#### 6.1.23 Bank 2 R9 ADDL (AD Low 2-Bit Data Buffer)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	-	-	AD1	AD0

Bits 7 ~ 2: Unimplemented, read as '0'

Bits 1 ~ 0 (AD1~AD0): AD low 2-bit data buffer. R9 is read only.

#### 6.1.24 Bank 2 RA~RF

These are reserved registers.

#### 6.1.25 Bank 3 R5

These are reserved registers.

## 6.1.26 Bank 3 R6 (TBHP : Table Point Register for Instruction TBRD )

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MLB	-	-	-	-	-	RBit9	RBit8

Bit 7 (MLB): Choosing MSB or LSB machine code to be moved to the register.

The machine code is pointed by TBLP and TBHP register.

Bits 6 ~ 2: Not used, set to "0" at all time.

Bits 1 ~ 0: These are the most two significant bits of address for program code.

#### 6.1.27 Bank 3 R7 (CMPCON: Comparator 2 Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	CPOUT2	COS21	COS20	-	-

Bit 7 ~ Bit 5: Not used, set to "0" at all time.

Bit 4 (CPOUT2): The result of Comparator 2 output.



Bit 3 ~ Bit 2 (COS21: COS20): Comparator 2 Select bits.

COS21	COS20	Function Description					
0	0	Comparator 2 is not used, P80 act as normal I/O pin					
0	1	Act as a Comparator 2 and P80 act as normal I/O pin					
1	0	Act as a Comparator 2 and P80 act as Comparator 2 output pin (CO)					
1	1	Not used					

Bit 1 ~ Bit 0: Not used, set to "0" at all time.

#### 6.1.28 Bank 3 R8 ~ RC

These are reserved registers.

#### 6.1.29 Bank 3 RD TC3CR (Timer 3 Control)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC3FF1	TC3FF0	TC3S	TC3CK2	TC3CK1	TC3CK0	TC3M1	TC3M0

Bits 7 ~ 6 (TC3FF1 ~ TC3FF0): Timer/Counter 3 flip-flop control

TC3FF1	TC3FF0	Operating Mode
0	0	Clear
0	1	Toggle
1	0	Set
1	1	Reserved

Bit 5 (TC3S): Timer/Counter 3 start control

0 : Stop and clear the counter

1 : Start

Bits 4 ~ 2 (TC3CK2 ~ TC3CK0): Timer/Counter 3 clock source select

TC3CK2	TC2CK4	TC2CK0	Clock Source	Resolution	Max. Time	Resolution	Max. Time
ICSCNZ	ICSCKI	ICSCRU	Normal, Idle	Fc=4M	Fc=4M	Fc=16K	Fc=16K
0	0	0	Fc/2 <sup>11</sup>	512 µs	131072 µs	128 ms	32768 ms
0	0	1	Fc/2 <sup>7</sup>	32 µs	8192 µs	8 ms	2048 ms
0	1	0	Fc/2 <sup>5</sup>	8 µs	2048 µs	2 ms	512 ms
0	1	1	Fc/2 <sup>3</sup>	2 µs	512 µs	500 µs	128 ms
1	0	0	Fc/2 <sup>2</sup>	1 µs	256 µs	250 µs	64 ms
1	0	1	Fc/2 <sup>1</sup>	500 ns	128 µs	125 µs	32 ms
1	1	0	Fc	250 ns	64 µs	62.5 µs	16 ms
1	1	1	External clock (TC3 pin)	-	-	-	-



Bits 1 ~ 0 (TC3M1 ~ TC3M0): Timer/Counter 3 operating mode select

TC3M1	TC3M0	Operating Mode			
0	0	Timer/Counter			
0	1	Reserved			
1	0	Programmable Divider Output			
1	1	Pulse Width Modulation Output			




Figure 6-3 Timer / Counter 3 Configuration

**In Timer mode**, counting up is performed using the internal clock (rising edge trigger). When the contents of the up-counter match the TCR3, then interrupt is generated and the counter is cleared. Counting up resumes after the counter is cleared.

**In Counter mode**, counting up is performed using the external clock input pin (TC3 pin). When the contents of the up-counter match the TCR3, then interrupt is generated and the counter is cleared. Counting up resumes after the counter is cleared.

In Programmable Divider Output (PDO) mode, counting up is performed using the internal clock. The contents of TCR3 are compared with the contents of the upcounter. The F/F output is toggled and the counter is cleared each time a match is found. The F/F output is inverted and output to /PDO pin. This mode can generate 50% duty pulse output. The F/F can be initialized by the program and it is initialized to "0" during reset. A TC3 interrupt is generated each time the /PDO output is toggled.






Figure 6-4 PDO Mode Timing Chart

In Pulse Width Modulation (PWM) Output Mode, counting up is performed using the internal clock. The contents of TCR3 are compared with the contents of the up-counter. The F/F is toggled when a match is found. The counter continues counting, the F/F is toggled again when the counter overflows, after which the counter is cleared. The F/F output is inverted and output to /PWM pin. A TC3 interrupt is generated each time an overflow occurs. TCR3 is configured as a 2-stage shift register and, during output, will not switch until one output cycle is completed even if TCR3 is overwritten. Therefore, the output can be changed continuously. Also, the first time, TCR3 is shifted by setting TC3S to "1" after data is loaded to TCR3.




Figure 6-5 PWM Mode Timing Chart

#### 6.1.30 Bank 3 RE TC3D (Timer 3 Data Buffer)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC3D7	TC3D6	TC3D5	TC3D4	TC3D3	TC3D2	TC3D1	TC3D0

Bits 7 ~ 0 (TC3D7 ~ TC3D0): Data Buffer of 8-bit Timer/Counter 3.

#### 6.1.31 Bank 3 RF

These are reserved registers.



#### 6.2 Special Function Registers

#### 6.2.1 A (Accumulator)

Internal data transfer operation, or instruction operand holding usually involves the temporary storage function of the Accumulator. The Accumulator is not an addressable register.

#### 6.2.2 CONT (Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE	/INT	-	-	PSTE	PST2	PST1	PST0

Bit 7 (INTE): INT signal edge

0: interrupt occurs at a rising edge of the INT pin

1 : interrupt occurs at a falling edge of the INT pin

Bit 6 (/INT): Interrupt enable flag

0 : masked by DISI or hardware interrupt

1 : enabled by ENI/RETI instructions

Bits 5 ~ 4: Not used, set to "0" at all time

Bit 3 (PSTE): Prescaler enable bit for TCC

0: prescaler disable bit, TCC rate is 1:1

1 : prescaler enable bit, TCC rate is set at Bit 2~Bit 0.

Bit 2 ~ Bit 0 (PST 2 ~ PST0): TCC prescaler bits

PST2	PST1	PST0	TCC Rate
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1 0		1:128
1	1	1	1:256

The CONT register is both readable and writable.



#### 6.2.3 IOC5 ~ IOC6, IOC8 (I/O Port Control Register)

A value of "1" sets the relative I/O pin into high impedance, while "0" defines the relative I/O pin as output.

IOC5 ~ IOC6, IOC8 registers are both readable and writable.

#### 6.2.4 IOC7, IOC9

Reserved registers

#### 6.2.5 IOCA (WDT Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTE	EIS	-	-	PSWE	PSW2	PSW1	PSW0

Bit 7 (WDTE): Control bit used to enable the Watchdog timer

0: Disable WDT

1: Enable WDT

WDTE is both readable and writable.

Bit 6 (EIS): Control bit used to define the function of P60 (/INT) pin

**0**: P60, bidirectional I/O pin

1 : /INT, external interrupt pin. In this case, the I/O control bit of P60 (Bit 0 of IOC6) must be set to "1".

When EIS is "0", the path of /INT is masked. When EIS is "1", the status of the /INT pin can also be read by way of reading Port 6 (R6).

The EIS is both readable and writable.

Bits 5 ~ 4: Not used, set to "0" at all time.

Bit 3 (PSWE): Prescaler enable bit for WDT

0: prescaler disable bit, WDT rate is 1:1

1 : prescaler enable bit, WDT rate is set at Bit 0~Bit 2

Bit 2 ~ Bit 0 (PSW2 ~ PSW0): WDT prescaler bits

PSW2	PSW1	PSW0	WDT Rate
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256



#### 6.2.6 IOCB (Pull-down Control Register 2)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
/PD63	/PD62	/PD61	/PD60	-	-	-	/PD50

Bit 7 (/PD63): Control bit used to enable pull-down of the P63 pin.

0 : Enable internal pull-down

1 : Disable internal pull-down

Bit 6 (/PD62): Control bit used to enable pull-down of the P62 pin.

Bit 5 (/PD61): Control bit used to enable pull-down of the P61 pin.

Bit 4 (/PD60): Control bit used to enable pull-down of the P60 pin.

Bits 3 ~ 1: Not used, set to "0" at all time.

Bit 0 (/PD50): Control bit used to enable pull-down of the P50 pin.

The IOCB Register is both readable and writable.

#### 6.2.7 IOCC (Open-drain Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	OD65	OD64	OD63	OD62	OD61	OD60

Bits 7 ~ 6: Not used, set to "0" at all time.

Bit 5 (OD65): Control bit used to enable open-drain output of the P65 pin

**0** : Disable open-drain output

1 : Enable open-drain output

Bit 4 (OD64): Control bit used to enable open-drain output of the P64 pin

Bit 3 (OD63): Control bit used to enable open-drain output of the P63 pin

Bit 2 (OD62): Control bit used to enable open-drain output of the P62 pin

Bit 1 (OD61): Control bit used to enable open-drain output of the P61 pin

Bit 0 (OD60): Control bit used to enable open-drain output of the P60 pin

The IOCC Register is both readable and writable.



#### 6.2.8 IOCD (Pull-high Control Register 2)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	/PH65	/PH64	/PH63	/PH62	/PH61	/PH60

Bits 7 ~ 6: Not used, set to "0" at all time.

Bit 5 (/PH65): Control bit used to enable pull-high of the P65 pin.

**0** : Enable internal pull-high

1 : Disable internal pull-high

Bit 4 (/PH64): Control bit used to enable pull-high of the P64 pin.

Bit 3 (/PH63): Control bit used to enable pull-high of the P63 pin.

Bit 2 (/PH62): Control bit used to enable pull-high of the P62 pin.

Bit 1 (/PH61): Control bit used to enable pull-high of the P61 pin.

Bit 0 (/PH60): Control bit used to enable pull-high of the P60 pin.

The IOCD Register is both readable and writable.

#### 6.2.9 IOCE (Interrupt Mask Register 2)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMP2IE	-	TC3IE	-	-	-	-	-

Bit 7 (CMP2IE): CMP2IF interrupt enable bit.

0: Disable CMP2IF interrupt

1 : Enable CMP2IF interrupt

When the Comparator 2 output status changed is used to enter an interrupt vector or enter the next instruction, the CMP2IE bit must be set to "Enable".

Bit 6: Not used, set to "0" at all time

Bit 5 (TC3IE): Interrupt enable bit

0 : Disable TC3IF interrupt

1 : Enable TC3IF interrupt

Bits 4 ~ 0: Not used, set to "0" at all time

#### NOTE

- User must set to "0" Bit 6 of the IOCE register.
- The IOCE register is both readable and writable.



#### 6.2.10 IOCF (Interrupt Mask Register 1)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	ADIE	-	-	-	EXIE	ICIE	TCIE

Bit 7: Not used, set to "0" at all time

Bit 6 (ADIE): ADIF interrupt enable bit

0 : Disable ADIF interrupt1 : Enable ADIF interrupt

When ADC complete status is used to enter an interrupt vector or enter the next instruction, the ADIE bit must be set to "Enable".

Bits 5 ~ 3: Not used, set to "0" at all time

Bit 2 (EXIE): EXIF interrupt enable bit

0 : Disable EXIF interrupt1 : Enable EXIF interrupt

Bit 1 (ICIE): ICIF interrupt enable bit

0 : Disable ICIF interrupt

1 : Enable ICIF interrupt

Bit 0 (TCIE): TCIF interrupt enable bit

0 : Disable TCIF interrupt1 : Enable TCIF interrupt

#### NOTE

- User must set to "0" Bit 7 of the IOCF register.
- Individual interrupt is enabled by setting its associated control bit in the IOCF to "1".
- Global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction.
- The IOCF register is both readable and writable.

#### 6.3 TCC/WDT and Prescaler

There are two 8-bit counters available as prescalers for the TCC and WDT respectively. The PST2~PST0 bits of the CONT register are used to determine the ratio of the prescaler of TCC. Likewise, the PSW2~PSW0 bits of the IOCA register are used to determine the WDT prescaler. The prescaler counter will be cleared by the instructions each time they are written into TCC. The WDT and prescaler will be cleared by the "WDTC" and "SLEP" instructions. Figure 6.6-1 depicts the EM78F661N circuit diagram of TCC/WDT.



R1 (TCC) is an 8-bit timer. The TCC clock source can be an internal clock only. The TCC signal source is from an internal clock, TCC will be incremented by 1 at Fc clock (without prescaler). **The TCC will stop running when sleep mode occurs**.

The watchdog timer is a free running on-chip RC oscillator. The WDT will keep on running even after the oscillator driver has been turned off (i.e. in sleep mode). During normal operation or sleep mode, a WDT time-out (if enabled) will cause the device to reset. The WDT can be enabled or disabled any time during normal mode by software programming. Refer to the WDTE bit of the IOCA register. With no prescaler, the WDT time-out period is approximately 18 ms<sup>1</sup> (one oscillator start-up timer period).




Figure 6.6-1 Block Diagram of TCC and WDT for EM78F661N


#### **6.4 I/O Ports**

The I/O registers, Ports 5, 6 and 8, are bidirectional tri-state I/O ports. Port 6 can be pulled-high internally by software. In addition, Port 6 can also have open-drain output by software. Input status change interrupt (or wake-up) function on Port 6, P50, P60  $\sim$  P63 pins can be pulled down by software. Each I/O pin can be defined as "input" or "output" pin by the I/O control register (IOC5  $\sim$  IOC6, IOC8).

The I/O registers and I/O control registers are both readable and writable. The I/O interface circuits for Ports  $5 \sim 6$ , and Port 8 are shown in the following Figures 6-7, 6-8 (a), 6-8 (b), and Figure 6-9.


Note: VDD=5V, WDT time-out period = 16ms ± 7.5% VDD=3V, WDT time-out period = 18ms ± 7.5%.





Note: Pull-down is not shown in the figure.


Figure 6-7 I/O Port and I/O Control Register Circuit for Ports 5 ~ 6, Port 8



Note: Pull-high (down) and Open-drain are not shown in the figure.

Figure 6-8 (a) I/O Port and I/O Control Register Circuit for P60 (/INT)





Note: Pull-high (down) and Open-drain are not shown in the figure.

Figure 6-8 (b) I/O Port and I/O Control Register Circuit for P61~P65




Figure 6-9 Block Diagram of I/O Port 6 with Input Change Interrupt/Wake-up



Table 6.4-1 Usage of Port 6 Input Change Wake-up/Interrupt Function

### Usage of Port 6 Input Status Changed Wake-up/Interrupt

- (I) Wake-up from Port 6 Input Status Change
  - (a) Before Sleep
  - 1. Disable WDT<sup>2</sup> (use this very carefully)
  - 2. Read I/O Port 6 (MOV R6,R6)
  - 3 a. Enable interrupt (Set IOCF.1), after wake-up if "ENI" switch to interrupt Vector (006H), if "DISI" excute next instruction
  - 3 b. Disable interrupt (Set IOCF.1), always execute next instruction
  - 4. Enable wake-up enable bit (Set RA.6)
  - 5. Execute "SLEP" instruction
  - (b) After Wake-up
    - 1. IF "ENI" → Interrupt Vector (006H)
    - 2. IF "DISI" → Next instruction

- (II) Port 6 Input Status Change Interrupt
  - 1. Read I/O Port 6 (MOV R6,R6)
  - 2. Execute "ENI"
  - 3. Enable interrupt (Set IOCF.1)
  - 4. IF Port 6 change (interrupt) → Interrupt Vector (006H)

# 6.5 Reset and Wake-up

### 6.5.1 Reset

A reset is initiated by one of the following events:

- (1) Power-on reset
- (2) /RESET pin input "low"
- (3) WDT time-out (if enabled)

The device is kept in a reset condition for a period of approximately 18 ms<sup>3</sup> (one oscillator start-up timer period) after a reset is detected.

- The oscillator is running, or will be started.
- The Program Counter (R2) is set to all "0".
- All I/O port pins are configured as input mode (high-impedance state).
- The Watchdog timer and prescaler are cleared.
- When power is switched on, the upper three bits of R3 are cleared.

**Note:** <sup>2</sup> The Software disables the WDT (Watchdog Timer) but the hardware must be enabled before applying Port 6 Change wake-up function. (Code Option Register and Bit 6 (ENWDTB) are set to "1").

 $<sup>^3</sup>$  Vdd = 5V, set up time period = 16ms  $\pm$  7.5% Vdd = 3V, set up time period = 18ms  $\pm$  7.5%



- The bits of the RB, RC, RD registers are set to their previous status.
- The bits of the CONT register are set to all "0".
- The bits of the IOCA register are set to all "0".
- The bits of the IOCB register are set to all "1".
- The bits of the IOCC register are set to all "0".
- The bits of the IOCD register are set to all "1".
- The bits of the IOCE register are set to all "0".
- The bits of the IOCF register are set to all "0".

Sleep (power down) mode is asserted by executing the "SLEP" instruction. While entering sleep mode, the WDT (if enabled) is cleared but keeps on running. After a wake-up, in RC mode the wake-up time is 10  $\mu$ s. High crystal mode wake-up time is 800  $\mu$ s.

The controller can be awakened by:

- (1) External reset input on /RESET pin
- (2) WDT time-out (if enabled)
- (3) Port 6 input status changes (if enabled)
- (4) Comparator output status change (if CMPWE is enabled)
- (5) A/D conversion completed (if ADWE is enabled)
- (6) External (P60, /INT) pin changes (if EXWE is enabled)

The first two cases will cause the EM78F661N to reset. The T and P flags of R3 can be used to determine the source of the reset (wake-up). Cases 3, 4, 5, 6 are considered the continuation of program execution and the global interrupt ("ENI" or "DISI" being executed) determines whether or not the controller branches to the interrupt vector following a wake-up. If ENI is executed before SLEP, the instruction will begin to execute from the Address  $0\times6$ ,  $0\times15$ ,  $0\times30$ ,  $0\times3$  after wake-up. If DISI is executed before SLEP, the execution will restart from the instruction right next to SLEP after wake-up. After a wake-up, in RC mode the wake-up time is 10  $\mu$ s. High crystal mode wake-up time is 800  $\mu$ s.

One or more of Cases 2 to 6 can be enabled before entering into sleep mode. That is,

- [a] If WDT is enabled before SLEP, all of the RE bit is disabled. Hence, the EM78F661N can be awakened only by Case 1 or 2. Refer to the Interrupt section for further details.
- [b] If Port 6 Input Status Change is used to wake-up EM78F661N and ICWE bit of RA register is enabled before SLEP, WDT must be disabled. Hence, the EM78F661N can be waken-up only by Case 3.



- [c] If Comparator 2 output status change is used to wake-up EM78F661N and CMPWE bit of RA register is enabled before SLEP, WDT must be disabled by software. Hence, the EM78F661N can be waken-up only by Case 4.
- [d] If AD conversion completed is used to wake-up EM78F661N and ADWE bit of RA register is enabled before SLEP, WDT must be disabled by software. Hence, the EM78F661N can be waken-up only by Case 5.
- [e] If External (P60,/INT) pin change is used to wake-up EM78F661N and EXWE bit of RA register is enabled before SLEP, WDT must be disabled. Hence, the EM78F661N can be waken-up only by Case 6.

If Port 6 Input Status Change Interrupt is used to wake-up the EM78F661N, (as in Case [b] above), the following instructions must be executed before SLEP:

```
A, @0xxx1000b ; Select WDT prescaler and ; Disable the WDT
MOV
               IOCA
IOW
WDTC
                              ; Clear WDT and prescaler
MOV
               R6, R6
                              ; Read Port 6
                              ; Enable (or disable) global
ENI (or DISI)
                              ; interrupt
               R4, 7
BC
                              ; Select Bank0
BC
               R4, 6
               A, @0100xxxxb ; Enable Port 6 input change
MOV
                              ; wake-up bit
               RA,A
MOV
               A, @xxxxxlxb ; Enable Port 6 input change
MOV
                              ; interrupt
IOW
               IOCF
                              ; Sleep
SLEP
```

Similarly, if the Comparator 2 Interrupt is used to wake up the EM78F661N (as in Case [c] above), the following instructions must be executed before SLEP:

```
R4, 7
BS
                             ; Select Bank 3
BS
              R4, 6
MOV
              A, @xxxx10xxb ; Select a comparator and P80 act
                             ; as CO pin
MOV
              A, @0xxx1000b ; Select WDT prescaler and
MOV
                             ; Disable the WDT
IOW
               IOCA
                             ; Clear WDT and prescaler
WDTC
                             ; Enable (or disable) global
ENI (or DISI)
                             ; interrupt
              R4, 7
BC
                             ; Select Bank 0
BC.
              R4, 6
              A, @1000xxxxb ; Enable comparator output status
VOM
                             ; change wake-up bit
MOV
              A, @10000000b ; Enable comparator output status
MOV
                             ; change interrupt
IOW
               IOCE
SLEP
                             ; Sleep
```



# All kinds of wake-up mode and interrupt mode are shown below:

Wake-up Signal	Sleep Mode	Idle Mode	Green Mode	Normal Mode
External interrupt	If EXWE bit is enabled: Wake-up+ interrupt (if interrupt is enabled)+ next instruction	If EXWE bit is enabled: Wake-up+ interrupt (if interrupt is enabled)+ next instruction	Interrupt (if interrupt is enabled) or next instruction	Interrupt (if interrupt is enabled) or next instruction
Port 6 pin change	If ICWE bit is enabled: Wake-up+ interrupt (if interrupt is enabled)+ next instruction	If ICWE bit is enabled: Wake-up+ interrupt (if interrupt is enabled)+ next instruction	Interrupt (if interrupt is enabled) or next instruction	Interrupt (if interrupt is enabled) or next instruction
TCC overflow interrupt	×	Wake-up+ interrupt (if interrupt is enabled)+ next instruction	Interrupt (if interrupt is enabled) or next instruction	Interrupt (if interrupt is enabled) or next instruction
Comparator 2 (Comparator Output Status Change)	If CMPWE bit is enabled: Wake-up + interrupt (if interrupt is enabled)+ next instruction	If CMPWE bit is enabled: Wake-up + interrupt (if interrupt is enabled)+ next instruction	Interrupt (if interrupt is enabled) or next instruction	Interrupt (if interrupt is enabled) or next instruction
TC3 interrupt	×	Wake-up+ interrupt (if interrupt is enabled)+ next instruction	Interrupt (if interrupt is enabled) or next instruction	Interrupt (if interrupt is enabled) or next instruction
AD Conversion Complete Interrupt	If ADWE bit is enabled: Wake-up + interrupt (if interrupt is enabled)+ next instruction Fm and Fs don't stop	If ADWE bit is enabled: Wake-up + interrupt (if interrupt is enabled)+ next instruction Fm and Fs don't stop	interrupt (if interrupt is enabled)+ next instruction Fm and Fs don't stop	Interrupt (if interrupt is enabled) or next instruction
WDT Time out	RESET	RESET	RESET	RESET
Low Voltage Reset	RESET	RESET	RESET	RESET

# After wake up:

- 1. If interrupt is enabled  $\rightarrow$  interrupt + next instruction
- 2. If interrupt is disabled  $\rightarrow$  next instruction



Table 6.5-1 Summary of Registers Initialized Values

Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	C57	-	C55	C54	-	-	-	C50
		Power-on	1	1	1	1	1	1	1	1
N/A	IOC5	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	C65	C64	C63	C62	C61	C60
	N/A IOC6	Power-on	1	1	1	1	1	1	1	1
N/A		/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	C83	C82	C81	C80
		Power-on	1	1	1	1	1	1	1	1
N/A	N/A IOC8	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	INTE	INT	-	-	PSTE	PST2	PST1	PST0
		Power-on	0	0	0	0	0	0	0	0
N/A	CONT	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	-	-	-	-
		Power-on	U	U	U	U	U	U	U	U
0×00	R0 (IAR)	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	-	-	-	-
		Power-on	0	0	0	0	0	0	0	0
0×01	R1 (TCC)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	-	-	-	-
		Power-on	0	0	0	0	0	0	0	0
0×02	R2 (PC)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Jump to	interrupt	vector add	dress or c	ontinue to	execute	next ins	truction



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	-	-	-	Т	Р	Z	DC	С
		Power-on	0	0	0	1	1	U	U	U
0×03	R3 (SR)	/RESET and WDT	0	0	0	t	t	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	t	t	Р	Р	Р
		Bit Name	Bank 1	Bank 0	-	-	-	-	-	-
		Power-on	0	0	0	0	0	0	0	0
0×04	R4 (RSR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	P57	-	P55	P54	-	-	-	P50
	P5	Power-on	0	0	0	0	0	0	0	0
0×05	0×05 (Bank 0)	/RESET and WDT	0	0	0	0	0	0	0	0
	<u> </u>	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	P65	P64	P63	P62	P61	P60
	P6	Power-on	0	0	0	0	0	0	0	0
0×06	(Bank 0)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	P83	P82	P81	P80
	P8	Power-on	0	0	0	0	0	0	0	0
0×08	(Bank 0)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	RBit7	RBit6	RBit5	RBit4	RBit3	RBit2	RBit1	RBit0
	<b>D</b> 0	Power-on	0	0	0	0	0	0	0	0
0×09	R9 (Bank 0)	/RESET and WDT	0	0	0	0	0	0	0	0
	, ,	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	CMP2WE	ICWE	ADWE	EXWE	-	-	-	_
		Power-on	0	0	0	0	0	0	0	0
0×0A	RA (Bank 0)	/RESET and WDT	0	0	0	0	0	0	0	0
	(=======)	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	RD	WR	EEWE	EEDF	EEPC	-	-	-
	DR (ECD)	Power-on	0	0	0	0	0	0	0	0
0×0B	RB (ECR) (Bank 0)	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
	(22.11.0)	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	-	EE_A6	EE_A5	EE_A4	EE_A3	EE_A2	EE_A1	EE_A0
	RC	Power-on	0	0	0	0	0	0	0	0
0×0C	(Bank 0)	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	EE_D7	EE_D6	EE_D5	EE_D4	EE_D3	EE_D2	EE_D1	EE_D0
	RD	Power-on	0	0	0	0	0	0	0	0
0×0D	(Bank 0)	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р	
		Bit Name	-	TIMERSC	CPUS	IDLE	-	-	-	ı
	a a RE	Power-on	0	1	1	1	0	0	0	0
0×0E	(Bank 0)	/RESET and WDT	0	1	1	1	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	ADIF	-	-	-	EXIF	ICIF	TCIF
	RF (ISR)	Power-on	0	0	0	0	0	0	0	0
0×0F	(Bank 0)	/RESET and WDT	0	0	0	0	0	0	0	0
	, ,	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	RCM1	RCM0	-	-	-	-	-	ı
	D0	Power-on	Word	1<3,2>	0	0	0	0	0	0
0×08	R8 (Bank 1)	/RESET and WDT	Word	1<3,2>	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	CMP2IF	-	TC3IF	-	-	-	-	-
	RF	Power-on	0	0	0	0	0	0	0	0
0×0F	(Bank 1)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р



Addr	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	-	-	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
	R5	Power-on	0	0	0	0	0	0	0	0
0×05	(Bank 2)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	VREFS	CKR1	CKR0	ADRUN	ADPD	ADIS2	ADIS1	ADIS0
	R6	Power-on	0	0	0	0	0	0	0	0
0×06	(Bank 2)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
	R8	Power-on	0	0	0	0	0	0	0	0
0×08	(Bank 2)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	-	-	AD1	AD0
	R9	Power-on	0	0	0	0	0	0	0	0
0×09	(Bank 2)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	MLB	-	-	-	-	-	RBit9	RBit8
	-	Power-on	0	0	0	0	0	0	0	0
0×06	R6 (Bank 3)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	CPOUT2	COS21	COS20	-	-
	D.7	Power-on	0	0	0	0	0	0	0	0
0×07	R7 (Bank 3)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	TC3FF1	TC3FF0	TC3S	TC3CK2	TC3CK1	TC3CK0	TC3M1	TC3M0
	DD.	Power-on	0	0	0	0	0	0	0	0
0×0D	0×0D RD (Bank 3)	/RESET and WDT	0	0	0	0	0	0	0	0
	(23 0)	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	TCR3 D7	TCR3D6	TCR3D5	TCR3D4	TCR3D3	TCR3D2	TCR3D1	TCR3D0
	RE	Power-on	0	0	0	0	0	0	0	0
0×0E	(Bank 3)	/RESET and WDT	0	0	0	0	0	0	0	0
	,	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	WDTE	EIS	-	-	PSWE	PSW2	PSW1	PSW0
		Power-un	0	0	0	0	0	0	0	0
0×0A	IOCA	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	/PD63	/PD62	/PD61	/PD60	-	-	-	/PD50
		Power-on	1	1	1	1	1	1	1	1
0×0B	IOCB	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	1	-	OD65	OD64	OD63	OD62	OD61	OD60
		Power-on	0	0	0	0	0	0	0	0
0×0C	IOCC	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	1	-	/PH65	/PH64	/PH63	/PH62	/PH61	/PH60
		Power-on	1	1	1	1	1	1	1	1
0×0D	IOCD	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	CMP2IE	-	TC3IE	-	-	-	-	-
		Power-on	0	0	0	0	0	0	0	0
0×0E	IOCE	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	ADIE	-	-	-	EXIE	ICIE	TCIE
		Power-on	0	0	0	0	0	0	0	0
0×0F	IOCF	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	-	-	-	-
0.40		Power-on	U	U	U	U	U	U	U	U
0×10 ~ 0×3F	R10~R3F	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р

**Legend:** "x" = not used

"P" = previous value before reset

"u" = unknown or don't care

"t" = check Table 6-5-2-1



# 6.5.2 Status of RST, T, and P of the Status Register

A reset condition is initiated by the following events:

- 1. Power-on condition
- 2. High-low-high pulse on /RESET pin
- 3. Watchdog timer time-out

The values of T and P, listed in Table 6-5-2-1 are used to check how the processor wakes up. Table 6-5-2-2 shows the events that may affect the status of T and P.

Table 6-5-2-1 Values of RST, T and P after Reset

Reset Type	Т	Р
Power on	1	1
/RESET during operation mode	*P	*P
/RESET wake-up during Sleep mode	1	0
WDT during operation mode	0	*P
WDT wake-up during Sleep mode	0	0
Wake-up on pin change during Sleep mode	1	0

P: Previous status before reset

Table 6-5-2-2 Status of T and P Being Affected by Events

Event	T	Р
Power on	1	1
WDTC instruction	1	1
WDT time-out	0	*P
SLEP instruction	1	0
Wake-up on pin change during Sleep mode	1	0

\* P: Previous status before reset




Figure 6-10 Block Diagram of Controller Reset



# 6.6 Interrupt

The EM78F661N has 6 interrupts (3 external, 3 internal) as listed below:

Inte	errupt Source	<b>Enable Condition</b>	Int. Flag	Int. Vector	Priority
Internal / External	Reset	-	-	0000	High 0
External	INT	ENI + EXIE=1	EXIF	0003	1
External	Port 6 pin change	ENI +ICIE=1	ICIF	0006	2
Internal	TCC	ENI + TCIE=1	TCIF	0009	3
External	Comparator 2	ENI+CMP2IE=1	CMP2IF	0015	4
Internal	TC3	ENI + TC3IE=1	TC3IF	0027	5
Internal	AD	ENI+ADIE=1	ADIF	0030	6

RE and RF are the interrupt status registers that record the interrupt requests in the relative flags/bits. IOCE and IOCF are the interrupt mask registers. The global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. When one of the enabled interrupts occurs, the next instruction will be fetched from their individual address. The interrupt flag bit must be cleared by instructions before leaving the interrupt service routine and before interrupts are enabled to avoid recursive interrupts.

The flag (except ICIF bit) in the Interrupt Status Register (RF and RE) is set regardless of the status of its mask bit or the execution of ENI. The RETI instruction ends the interrupt routine and enables the global interrupt (the execution of ENI).

The external interrupt has an on-chip digital noise rejection circuit (input pulse less than 8 system clock time is eliminated as noise), but in Low Crystal oscillator (LXT) mode, the noise rejection circuit will be disabled. When an interrupt (Falling edge) is generated by the External interrupt (when enabled), the next instruction will be fetched from Address 003H.

Before the interrupt subroutine is executed, the contents of ACC and the R3 and R4 register will be saved by hardware. If another interrupt occurred, the ACC, R3 and R4 will be replaced by the new interrupt. After the interrupt service routine is finished, ACC,R3 and R4 will be pushed back.






Figure 6-11 Interrupt Input Circuit




Figure 6-12 Interrupt Back-up Diagram

### 6.7 Data EEPROM

The Data EEPROM is readable and writable during normal operation over the whole Vdd range. The operation for Data EEPROM is base on a single byte. A write operation makes an erase-then-write cycle to take place on the allocated byte.

The Data EEPROM memory provides high erase and write cycles. A byte write automatically erases the location and writes the new value.

### 6.7.1 Data EEPROM Control Register

# 6.7.1.1 RB (EEPROM Control Register)

The EECR (EEPROM Control Register) is the control register for configuring and initiating the control register status.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RD	WR	EEWE	EEDF	EEPC	-	-	-



Bit 7: Read control register

0: Does not execute EEPROM read

1 : Read EEPROM content, (RD can be set by software, RD is cleared by hardware after Read instruction is completed)

Bit 6: Write control register

0: Write cycle to the EEPROM is completed

1 : Initiate a write cycle, (WR can be set by software, WR is cleared by hardware after Write cycle is completed)

Bit 5: EEPROM Write Enable bit

0: Prohibit write to the EEPROM

1 : Allows EEPROM write cycles

Bit 4: EEPROM Detect Flag

0: Write cycle is completed

1 : Write cycle is unfinished

Bit 3: EEPROM power-down control bit

0: Switch off the EEPROM

1: EEPROM is operating

Bits 2 ~ 0: Not used, set to "0" at all time.

### 6.7.1.2 RC (128 Bytes EEPROM Address)

When accessing the EEPROM data memory, the RC (128 bytes EEPROM address register) holds the address to be accessed. In accordance with the operation, the RD (128 bytes EEPROM Data register) holds the data to be written, or the data read, at the address in RC.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	EE_A6	EE_A5	EE_A4	EE_A3	EE_A2	EE_A1	EE_A0

Bits 6 ~ 0: 128 bytes EEPROM address

### 6.7.1.3 RD (128 Bytes EEPROM Data)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EE_D7	EE_D6	EE_D5	EE_D4	EE_D3	EE_D2	EE_D1	EE_D0

Bits 7 ~ 0: 128 bytes EEPROM data



## 6.7.2 Programming Steps / Example Demonstration

## 6.7.2.1 Programming Steps

Follow these steps to write or read data from the EEPROM:

- (1) Set the RB.EEPC bit to 1 to enable the EEPROM power.
- (2) Write the address to RC (128 bytes EEPROM address).
  - a.1. Set the RB.EEWE bit to 1, if the write function is employed.
  - a.2. Write the 8-bit data value to be programmed in the RD (128 bytes EEPROM data)
  - a.3. Set the RB.WR bit to 1, then execute write function
  - b. Set the RB.READ bit to 1, after which, execute read function
- (3) a. Wait for the RB.EEDF or RB.WR to be cleared
  - b. Wait for the RB.EEDF to be cleared
- (4) For the next conversion, go to Step 2 as required.
- (5) If user wants to save power and to make sure the EEPROM data is not used, clear the RB.EEPC.

### 6.7.2.2 Example Demonstration Programs

```
;To define the control register
;Write data to EEPROM
RC == 0 \times 0 C
RB == 0x0B
RD == 0x0D
Read == 0x07
WR == 0x06
EEWE == 0x05
EEDF == 0x04
EEPC == 0x03
BS RB, EEPC
                ; Set the EEPROM power on
MOV A,@0x0A
                 ; Assign the address from EEPROM
MOV RC, A
BS RB, EEWE
                 ; Enable the EEPROM write function
MOV A,@0x55
MOV RD, A
                 ; Set the data for EEPROM
BS RB,WR
                ; Write value to EEPROM
JBC RB, EEDF
                ; Check the EEPROM bit whether complete or not
JMP $-1
```



# 6.8 Analog-to-Digital Converter (ADC)

The analog-to-digital circuitry consists of a 10-bit analog multiplexer, Two control registers [AISR/R5 (Bank 2), ADCON/R6 (Bank 2), two data registers (ADDH, ADDL/R8, R9) and an ADC with 10-bit resolution. The functional block diagram of the ADC is shown in Figure 6-13. The analog reference voltage (Vref) and analog ground are connected via separate input pins.

The ADC module utilizes successive approximation to convert the unknown analog signal into a digital value. The result is fed to the ADDH and ADDL. Input channels are selected by the analog input multiplexer via the ADCON register Bits ADIS2 ~ ADIS0.




Figure 6-13 Functional Block Diagram of Analog-to-Digital Conversion

### 6.8.1 ADC Control Register (AISR/R5, ADCON/R6)

## 6.8.1.1 Bank 2 R5 AISR (ADC Input Select Register)

The AISR register individually defines the Port 6 pins as analog input or as digital I/O.

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Symbol	-	-	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
*Init_Value	0	0	0	0	0	0	0	0

Bits 7 ~ 6: Not used, set to "0" at all time

Bit 5 (ADE5): AD converter enable bit of P65 pin

0 : Disable ADC5, P65 functions as I/O pin

1 : Enable ADC5 to function as analog input pin

Bit 4 (ADE4): AD converter enable bit of P64 pin.

0: Disable ADC4, P64 functions as I/O pin

1: Enable ADC4 to function as analog input pin



Bit 3 (ADE3): AD converter enable bit of P63 pin.

0: Disable ADC3, P63 functions as I/O pin

1 : Enable ADC3 to function as analog input pin

Bit 2 (ADE2): AD converter enable bit of P62 pin

0: Disable ADC2, P62 functions as I/O pin

1 : Enable ADC2 to function as analog input pin

Bit 1 (ADE1): AD converter enable bit of P61 pin

0: Disable ADC1, P61 functions as I/O pin

1 : Enable ADC1 to function as analog input pin

Bit 0 (ADE0): AD converter enable bit of P60 pin.

0: Disable ADC0, P60 functions as I/O pin

1 : Enable ADC0 to function as analog input pin

### 6.8.1.2 Bank 2 R6 ADCON (A/D Control Register)

The ADCON register controls the operation of the A/D conversion and determines which pin should be currently active.

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Symbol	VREFS	CKR1	CKR0	ADRUN	ADPD	ADIS2	ADIS1	ADIS0

Bit 7 (VREFS): ADC's Vref input source

**0** : ADC's Vref is connected to Vdd (default value), and the P50/VREF pin carries out the function of P50

1 : ADC's Vref is connected to P50/VREF

Bit 6 ~ Bit 5 (CKR1 ~ CKR0): The prescaler of oscillator clock rate of ADC

**00** = 1: 4 (default value)

**01** = 1: 1

**10** = 1: 16

**11** = 1: 2

CKR1/CKR0	Operation Mode	Max. Operation Frequency
00	F <sub>OSC</sub> /4	4 MHz
01	Fosc	1 MHz
10	Fosc/16	16 MHz
11	F <sub>OSC</sub> /2	2 MHz

### Bit 4 (ADRUN): ADC starts to run

**0** : reset on completion of the conversion. This bit cannot be reset by software.

1 : an A/D conversion is started. This bit can be set by software.



Bit 3 (ADPD): ADC Power-down mode

0 : Switch off the resistor reference to save power even while the CPU is operating

1: ADC is operating

Bit 2 ~ Bit 0 (ADIS2 ~ ADIS0): Analog Input Select

000 = AN0/P60

001 = AN1/P61

010 = AN2/P62

**011 = AN3/P63** 

100 = AN4/P64

101 = AN5/P65

110 = X

111 = X

These can only be changed when the ADIF bit and the ADRUN bit are both Low.

# 6.8.2 ADC Data Buffer (ADDH, ADDL/R8, R9)

When the A/D conversion is completed, the result is loaded to the ADDH, ADDL. The ADRUN bit is cleared, and the ADIF is set.

### 6.8.3 A/D Sampling Time

The accuracy, linearity, and speed of the successive approximation A/D converter are dependent on the properties of the ADC and the comparator. The source impedance and the internal sampling impedance directly affect the time required to charge the sample holding capacitor. The application program controls the length of the sample time to meet the specified accuracy. Generally speaking, the program should wait for 2  $\mu$ s for each  $\kappa$ 0 of the analog source impedance and at least  $2\mu$ s for the low-impedance source. The maximum recommended impedance for analog source is  $10\kappa$ 0 at Vdd=5V. After the analog input channel is selected, this acquisition time must be done before the conversion can be started.

### 6.8.4 A/D Conversion Time

CKR1 and CKR0 select the conversion time (Tct), in terms of instruction cycles. This allows the MCU to run at a maximum frequency without sacrificing the AD conversion accuracy. For the EM78F661N, the conversion time per bit is  $1\mu$ s. Table 6-8-4-1 shows the relationship between Tct and the maximum operating frequencies.



Table 6-8-4-1 Tct vs. Maximum Operating Frequency

CKR1: CKR0	Operation Mode	Max. Operation Frequency	Max. Conversion Rate/Bit	Max. Conversion Rate
00	Fosc/4	4 MHz	1 MHz (1 μs)	16×1 μs = 16 μs (62.5kHz)
01	Fosc	1 MHz	1 MHz (1 μs)	16×1 μs = 16 μs (62.5kHz)
10	Fosc/16	16 MHz	1 MHz (1 μs)	16×1 μs = 16 μs (62.5kHz)
11	Fosc/2	2 MHz	1 MHz (1 μs)	16×1 μs = 16 μs (62.5kHz)

#### **NOTE**

The pin not used as an analog input can be used as regular input or output pin. During conversion, do not perform output instruction to maintain precision for all the pins.

# 6.8.5 A/D Operation during Sleep Mode

In order to obtain a more accurate ADC value and reduced power consumption, the A/D conversion remains operational during sleep mode. As the SLEP instruction is executed, all MCU operations will stop except for the Oscillator, TCC, TC3 and A/D conversion.

The AD Conversion is considered completed when:

- 1 ADRUN Bit of R6 Register Is Cleared to "0".
- 2 Wake-up from A/D Conversion Remains in Operation during Sleep Mode.

The result is fed to the ADDATA, ADOC when the conversion is completed. If the ADWE is enabled, the device will wake up. Otherwise, the A/D conversion will be shut off, no matter what the status of the ADPD bit is.

### 6.8.6 Programming Steps/Considerations

### 6.8.6.1 Programming Steps

Follow these steps to obtain data from the ADC:

1. Write to the four bits (ADE5~ADE0) on the R5 (AISR) register to define the characteristics of R6 (digital I/O, analog channels, or voltage reference pin)



- 2. Write to the R6/ADCON register to configure the AD module:
  - a) Select AD input channel (ADIS2 : ADIS0)
  - b) Define the AD conversion clock rate (CKR1 ~ CKR0)
  - c) Select the VREFS input source of the ADC
  - d) Set the ADPD bit to 1 to begin sampling
- 3. Set the ADWE bit, if the wake-up function is employed
- 4. Set the ADIE bit, if the interrupt function is employed
- 5. Write "ENI" instruction, if the interrupt function is employed
- 6. Set the ADRUN bit to 1
- 7. Wait for wake-up or for ADRUN bit to be cleared to "0"
- 8. Read the ADDATAH and ADDATAL conversion data registers.
- 9. Clear the interrupt flag bit (ADIF) when A/D interrupt function has occurred.
- 10. For the next conversion, go to Step 1 or Step 2 as required. At least two TCT's are required before the next acquisition starts.

#### NOTE

To obtain an accurate value, it is necessary to avoid any data transition on the I/O pins during AD conversion.

### 6.8.6.2 Demonstration Programs

```
; To define the general registers
               ; Indirect addressing register
R \ 0 == 0
 PSW == 3
                        ; Status register
 PORT5 == 5
PORT6 == 6
RA==0XA
                       ; Wake-up control register
RF = 0XF
                        ; Interrupt status register
; To define the control register
IOC50 == 0X5 ; Control Register of Port 5
                      ; Control Register of Port 6
; Interrupt Control Register
IOC60 == 0X6
C_INT == 0XF
;To define bits
; In ADCON
ADRUN == 0x4
                       ; ADC is executed as the bit is set
ADPD == 0x3
                       ; Power Mode of ADC
```



```
ORG 0
                           ; Initial address
JMP INITIAL
ORG 0x30
                           ; Interrupt vector
(User's program)
                           ; Determined by User
BANK
CLR RF
                           ; To clear the ADIF bit
BANK
BS ADCON , ADRUN
                           ; To start to execute the next AD
                           ; conversion if necessary
RETI
INITIAL:
BANK
MOV A
           , @OB0000001 ; To define P60 as an analog input
MOV AISR
           , A
MOV A
           , @0B00001000
                           ; To select P60 as an analog input
                           ; channel, and AD power on
MOV ADCON
                           ; To define P60 as an input pin and
           , A
                           ; set clock rate at fosc/4
MOV A
           , @0B0000000
MOV ADOC
           , A
                           ; To disable calibration
En_ADC:
MOV A
           , @OBXXXXXXX1
                           ; To define P60 as an input pin, and
                           ; the others are dependent
IOW PORT6
                           ; on applications
BANK
           , @OBXX1XXXXX
MOV A
                           ; Enable the ADWE wake-up function
                           ; of ADC, "X" by application
MOV RA
           , A
MOV A
           , @OBX1XXXXX
                           ; Enable the ADIE interrupt function
                           ; of ADC, "X" by application
IOW C_INT
ENI
                           ; Enable the interrupt function
BANK
           , ADRUN
BS ADCON
                           ; Start to run the ADC
                           ; If the interrupt function is
                           ; employed, the following three
                           ; lines may be ignored
SLEP
                           ; Into sleep mode
POLLING:
                           ; To check the ADRUN bit
JBC ADCON , ADRUN
                           ; continuously;
JMP POLLING
                           ; ADRUN bit will be reset as the AD
                           ; conversion is completed
```

; Read AD convert data from ADDATAH/L

(User's program)



# 6.9 Timer/Counter 3




Figure 6-14 Timer/Counter 3 Configuration

**In Timer mode**, counting up is performed using the internal clock (rising edge trigger). When the contents of the up-counter matched with the contents of TCR3, then interrupt is generated and the counter is cleared. Counting up resumes after the counter is cleared.

**In Counter mode**, counting up is performed using the external clock input pin (TC3). When the contents of the up-counter matched with the contents of TCR3, then interrupt is generated and the counter is cleared. Counting up resumes after the counter is cleared.

In Programmable Divider Output (PDO) mode, counting up is performed using the internal clock. The contents of TCR3 are compared with the contents of the upcounter. The F/F output is toggled and the counter is cleared each time a match is found. The F/F output is inverted and output to /PDO pin. This mode can generate 50% duty pulse output. The F/F can be initialized by program and it is initialized to "0" during reset. A TC3 interrupt is generated each time the /PDO output is toggled.




Figure 6-15 PDO Mode Timing Chart



In Pulse Width Modulation (PWM) Output mode, counting up is performed using the internal clock. The contents of TCR3 are compared with the contents of the upcounter. The F/F is toggled when a match is found. While the counter is counting, the F/F is toggled again when the counter overflows, the counter is cleared. The F/F output is inverted and output to the /PWM pin. A TC3 interrupt is generated each time an overflow occurs. TCR3 is configured as a 2-stage shift register and during output, will not switch until one output cycle is completed even if TCR3 is overwritten. Hence, the output can be changed continuously. Also, the first time, TCR3 is shifted by setting TC3S to "1" after data is loaded to TCR3.




Figure 6-16 PWM Mode Timing Chart

# 6.10 Comparator

EM78F661N has two comparators, which has two analog inputs and one output. The comparator can be employed to wake up from sleep mode. Figure 6-17 shows the comparator circuit.




Figure 6-17 Comparator Operating Mode



## 6.10.1 External Reference Signal

The analog signal that is presented at Cin- is compared to the signal at Cin+, and the digital output (CO) of the comparator is adjusted accordingly.

- The reference signal must be between Vss and Vdd.
- The reference voltage can be applied to either pin of the comparator.
- Threshold detector applications may be of the same reference.
- The comparator can operate from the same or different reference source.

### 6.10.2 Comparator Outputs

- The compared result is stored in the CPOUT2 of R7 Bit 4 of Bank 3.
- The comparator is output to CO2 (P80) by programming Bit 3, Bit 2 <COS21, COS20> of Register R7 Bank 3.
- Figure 6-18 shows the comparator output block diagram.




Figure 6-18 Comparator Output Configuration

### 6.10.3 Interrupt

- CMP2IE (IOCE.7) and the "ENI" instruction execution must be enabled.
- Interrupt occurs whenever a change occurs on the output pin of the comparator.
- The actual change on the pin can be determined by reading the Bit CPOUT2, R7 Bit 4 of Bank 3.
- CMP2IF (RF.7 Bank 1), the comparator interrupt flag, can only be cleared by software.



## 6.10.4 Wake-up from Sleep Mode

- If enabled, the comparator remains active and the interrupt remains functional, even in Sleep mode.
- If a mismatch occurs, the interrupt will wake up the device from Sleep mode.
- The power consumption should be taken into consideration for the benefit of energy conservation.
- If the function is unemployed during Sleep mode, turn off the comparator before entering into sleep mode.

### 6.11 Oscillator

### 6.11.1 Oscillator Modes

The EM78F661N device can be operated in four different oscillator modes, such as Internal RC oscillator mode (IRC), External RC oscillator mode (ERC), High Crystal oscillator mode (HXT), and Low Crystal oscillator mode (LXT). User can select one of such modes by programming OSC2, OCS1 and OSC0 in the Code Option register. Table 6-16-1 depicts how these four modes are defined.

The up-limited operation frequency of the crystal/resonator on the different VDD is listed in Table 6-11-1:

Table 6-11-1 Oscillator Modes as Defined by OSC2 ~ OSC0

Mode	OSC2	OSC1	OSC0
XT (Crystal oscillator mode)	0	0	0
HXT (High Crystal oscillator mode)	0	0	1
LXT1 (Low Crystal 1 oscillator mode)	0	1	0
LXT2 (Low Crystal 2 oscillator mode)	0	1	1
IRC (Internal RC oscillator mode); P55, P54 act as I/O pin	1	0	0
IRC (Internal RC oscillator mode); P55 act as I/O pin P54 act as RCOUT pin	1	0	1
ERC (External RC oscillator mode); P55 act as ERCin pin P54 act as I/O pin	1	1	0
ERC (External RC oscillator mode); P55 act as ERCin pin P54 act as RCOUT pin with Open-drain	1	1	1

OSCI and OSCO are used in LXT2, LXT1, XT, HXT and ERC modes. They cannot be used as normal I/O pins.

In IRC mode, P55 is used as normal I/O pin.



#### NOTE

- Frequency range of HXT mode is 16 MHz ~ 6 MHz.
- Frequency range of XT mode is 6 MHz ~ 1 MHz.
- Frequency range of LXT1 mode is 1 MHz ~ 100kHz.
- Frequency range of LXT2 mode is 32kHz.

Table 6-11-2 Summary of Maximum Operating Speeds

Conditions	VDD	Max. Fxt. (MHz)
	2.5	4.0
Two cycles with two clocks	3.0	8.0
	4.5	16.0

# 6.11.2 Crystal Oscillator/Ceramic Resonators (Crystal)

The EM78F661N can be driven by an external clock signal through the OSCI pin as shown in Figure 6-19 below.




Figure 6-19 Circuit for External Clock Input

In most applications, pin OSCI and pin OSCO can be connected with a crystal or ceramic resonator to generate oscillation. Figure 6-20 depicts such circuit. The same thing applies whether it is in the HXT mode or in the LXT mode. Table 6-14-3 provides the recommended values of C1 and C2. Since each resonator has its own attribute, user should refer to its specification for appropriate values of C1 and C2. RS, a serial resistor, may be necessary for AT strip cut crystal or low frequency mode.




Figure 6-20 Circuit for Crystal/Resonator



Table 6-11-3 Capacitor Selection Guide for Crystal Oscillator or Ceramic Resonator

Oscillator Type	Frequency Mode	Frequency	C1 (pF)	C2 (pF)
		100kHz	45pF	45pF
	LXT1	200kHz	20pF	20pF
	(100K~1 MHz)	455kHz	20pF	20pF
Ceramic Resonators		1.0 MHz	20pF	20pF
	XT	1.0 MHz	25pF	25pF
	(1M~6 MHz)	2.0 MHz	20pF	20pF
	(1101 0 1011 12)	4.0 MHz	20pF	20pF
	LXT2 (32.768kHz)	32.768kHz	40pF	40pF
		100kHz	45pF	45pF
	LXT1 (100K~1 MHz)	200kHz	20pF	20pF
		455kHz	20pF	20pF
		1.0 MHz	20pF	20pF
	XT (1~6 MHz)	455kHz	30pF	30pF
		1.0 MHz	20pF	20pF
Crystal Oscillator		2.0 MHz	20pF	20pF
	(1 0 Wil 12)	4.0 MHz	20pF	20pF
		6.0 MHz	20pF	20pF
		6.0 MHz	25pF	25pF
	LINT	8.0 MHz	20pF	20pF
	HXT	10.0 MHz	20pF	20pF
	(6~16 MHz)	12.0 MHz	20pF	20pF
		16.0 MHz	15pF	15pF

### 6.11.3 External RC Oscillator Mode

For some applications that do not need a very precise timing calculation, the RC oscillator (Figure 6-21) offers a cost-effective oscillator configuration. Nevertheless, it should be noted that the frequency of the RC oscillator is influenced by the supply voltage, the values of the resistor (Rext), the capacitor (Cext), and even by the operation temperature. Moreover, the frequency also changes slightly from one chip to another due to manufacturing process variation.

In order to maintain a stable system frequency, the values of the Cext should not be lesser than 20pF, and the value of Rext should not be greater than 1 M $\Omega$ . If they cannot be kept in this range, the frequency is easily affected by noise, humidity, and leakage.

The smaller the Rext in the RC oscillator, the faster its frequency will be. On the contrary, for very low Rext values, for instance, 1 K $\Omega$ , the oscillator becomes unstable since the NMOS cannot discharge correctly the current of the capacitance.

Based on the above reasons, it must be kept in mind that all of the supply voltage, the operation temperature, the components of the RC oscillator, the package types, and the PCB layout, will affect the system frequency.






Figure 6-21 Circuit for External RC Oscillator Mode

Table 6-11-4 RC Oscillator Frequencies

Cext	Rext	Average Fosc 5V, 25°C	Average Fosc 3V, 25°C
	3.3k	3.5 MHz	3.2 MHz
20 pF	5.1k	2.5 MHz	2.3 MHz
20 μ	10k	1.30 MHz	1.25 MHz
	100k	140kHz	140kHz
	3.3k	1.27 MHz	1.21 MHz
100 pF	5.1k	850kHz	820kHz
100 με	10k	450kHz	450kHz
	100k	48kHz	50kHz
	3.3k	560kHz	540kHz
300 pF	5.1k	370kHz	360kHz
300 pi	10k	196kHz	192kHz
	100k	20kHz	20kHz

Note: 1: Measured based on DIP packages.

# 6.11.4 Internal RC Oscillator Mode

The EM78F661N offers a versatile internal RC mode with default frequency value of 4 MHz. Internal RC oscillator mode has other frequencies (16 MHz and 8 MHz) that can be set by Code Option Word1<3,2> or switch by Bank1 R8<7,6>, RCM1 and RCM0. All these four main frequencies can be calibrated by programming the Code Option Word1<8~4>, C4~C0 (auto calibration).

Table 6-11-5 Internal RC Drift Rate (Ta=25°C, VDD=5 V± 5%, VSS=0V)

	Drift Rate						
Internal RC	Temperature (-40°C~85°C)	Voltage (2.4V~5.5V)	Process	Total			
4 MHz	± 3%	± 5%	± 2.5%	± 10.5%			
16 MHz	± 3%	± 5%	± 2.5%	± 10.5%			
8 MHz	± 3%	± 5%	± 2.5%	± 10.5%			

<sup>2:</sup> The values are for design reference only.



# 6.12 Code Option Register

The EM78F661N has a Code option word that is not part of the normal program memory. The option bits cannot be accessed during normal program execution.

Code Option Register and Customer ID Register arrangement distribution:

Word 0	Word 1	Word 2
Bit 12~Bit 0	Bit 12~Bit 0	Bit 12~Bit 0

# 6.12.1 Code Option Register (Word 0)

	Word 0										
Bit	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 ~ Bit 0
Mne monic	_	NRHL	NRE	RESETENB	CLKS1	CLKS0	ENWDTB	OSC2	OSC1	OSC0	Protect
1	_	8/fc	Disable	/RESET	High	High	Enable	High	High	High	Enable
0	_	32/fc	Enable	P83	Low	Low	Disable	Low	Low	Low	Disable

Bit 12: Not used, set to "0" at all time.

**Bit 11 (NRHL):** Noise rejection high/low pulse define bit. INT pin is a falling edge trigger.

0: Pulses equal to 32/fc [s] are regarded as signal (default)

1 : Pulses equal to 8/fc [s] are regarded as signal

### NOTE

The noise rejection function is turned off in the LXT2 and sleep mode.

Bit 10 (NRE): Noise rejection enable. The INT pin is falling edge triggered.

**0**: enable noise rejection (default) but in Low Crystal oscillator (LXT2) mode, the noise rejection circuit is always disabled.

1 : disable noise rejection

Bit 9 (RESETENB): Reset Pin Enable Bit

0: P83 set to I/O pin (default)

1: P83 set to /RESET pin



Bit 8 ~ Bit 7 (CLKS1 ~ CLKS0): Instruction period option bit

Instruction Period	CLKS1	CLKS0
4 clocks (default)	0	0
2 clocks	0	1
8 clocks	1	0
16 clocks	1	1

Refer to the Instruction Set section.

Bit 6 (ENWDTB): Watchdog timer enable bit

0: Disable (default)

1 : Enable

Bit 5 ~ Bit 3 (OSC2 ~ OSC0): Oscillator Mode Selection bits

Oscillator Modes defined by OSC2 ~ OSC0

Mode	OSC2	OSC1	OSC0
XT (Crystal oscillator mode) (default)	0	0	0
HXT (High Crystal oscillator mode)	0	0	1
LXT1 (Low Crystal 1 oscillator mode)	0	1	0
LXT2 (Low Crystal 2 oscillator mode)	0	1	1
IRC (Internal RC oscillator mode); P55, P54 act as I/O pin	1	0	0
IRC (Internal RC oscillator mode); P55 act as I/O pin P54 act as RCOUT pin	1	0	1
ERC (External RC oscillator mode); P55 act as ERCin pin P54 act as I/O pin	1	1	0
ERC (External RC oscillator mode); P55 act as ERCin pin P54 act as RCOUT pin with Open-Drain	1	1	1

**Note:** 1. Frequency range of HXT mode is 16 MHz ~ 6 MHz.

- 2. Frequency range of XT mode is 6 MHz ~ 1 MHz.
- 3. Frequency range of LXT1 mode is 1 MHz ~ 100kHz.
- 4. Frequency range of LXT2 mode is 32kHz.

Bit 2 ~ Bit 0 (Protect): Protect Bit. Protect type is as follows:

Protect	Protect
1	Enable
0	Disable



# 6.12.2 Code Option Register (Word 1)

	Word 1												
Bit	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Mne monic	COBS0	_	ı	ı	C4	C3	C2	C1	C0	RCM1	RCM0	LVR1	LVR0
1	Register	_	_	_	High								
0	Option	_	_	_	Low								

Bit 12 (COBS0): IRC mode select bit.

0: IRC frequency select from code option (default)

1: IRC frequency select from register.

Bits 11 ~ 10: Not used, set to "0" at all time

Bit 9: Not used, set to "1" at all time.

Bit 8 ~ Bit 4 (C4 ~ C0): Internal RC mode calibration bits. C4 ~ C0 must be set to "0" only (auto-calibration).

Bit 3 ~ Bit 2 (RCM1 ~ RCM0): RC mode select bits

RCM 1	RCM 0	*Frequency (MHz)
0	0	4 (default)
0	1	16
1	0	8
1	1	х

Bit 1 ~ Bit 0 (LVR1 ~ LVR0): Low Voltage Reset Enable bits

LVR1	LVR0	Reset Level	Release Level
0	0	NA	NA
0	1	2.7V	2.9V
1	0	3.5V	3.7V
1	1	4.0V	4.2V

LVR1, LVR0="0, 0": LVR disable, power-on reset point of EM78F661N is 2.0~2.1V (default)

LVR1, LVR0="0, 1": If Vdd < 2.7V, the EM78F661N will be reset.

LVR1, LVR0="1, 0": If Vdd < 3.5V, the EM78F661N will be reset.

LVR1, LVR0="1, 1": If Vdd < 4.0V, the EM78F661N will be reset.



# 6.12.3 Customer ID Register (Word 2)

	Word 2												
Bit	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Mne monic	C.12	SC2	SC1	SC0	I	ı	ı	_	ID4	ID3	ID2	ID1	ID0
1	High	High	High	High	-	_	_	_	High	High	High	High	High
0	Low	Low	Low	Low	_	_	_	_	Low	Low	Low	Low	Low

Bits 12 ~ 9 (SC3 ~ SC0): Calibrator of sub frequency (WDT frequency, auto calibration).

Bit 8: Not used, set to "0" at all time.

Bit 7: Not used, set to "1" at all time.

Bits 6 ~ 5: Not used, set to "0" at all time.

Bits 4 ~ 0: Customer's ID code.

### 6.13 Power-on Considerations

Any microcontroller is not guaranteed to start to operate properly before the power supply has stabilized. The EM78F661N has an on-chip Power-on Voltage Detector (POVD) with a detecting level of 2.0V~2.1V. It will work well if Vdd can rise quickly enough (50 ms or less). In many critical applications, however, extra devices are still required to assist in solving power-up problems.

# 6.14 External Power-on Reset Circuit

The circuit shown in Figure 6-22 uses an external RC to produce a reset pulse. The pulse width (time constant) should be kept long enough for Vdd to reach minimum operation voltage. This circuit is used when the power supply has a slow rise time. Since the current leakage from the /RESET pin is  $\pm$  5  $\mu\text{A}$ , it is recommended that R should not be greater than 40 K $\Omega$ . In this way, the /RESET pin voltage is held below 0.2V. The diode (D) functions as a short circuit at the moment of power down.

The capacitor C will discharge rapidly and fully. Rin, the current-limited resistor, will prevent high current or ESD (electrostatic discharge) from flowing to the /RESET pin.




Figure 6-22 External Power-up Reset Circuit



# 6.15 Residue-Voltage Protection

When battery is replaced, device power (Vdd) is taken off but residue-voltage remains. The residue-voltage may trip below Vdd minimum, but not to zero. This condition may cause a poor power-on reset. Figure 6-23 and Figure 6-24 shows how to make a residue-voltage protection circuit.




Figure 6-23 Residue Voltage Protection Circuit 1




Figure 6-24 Residue Voltage Protection Circuit 2



### 6.16 Instruction Set

Each instruction in the Instruction Set is a 13-bit word divided into an OP code and one or more operands. Normally, all instructions are executed within one single instruction cycle (one instruction consists of two oscillator periods), unless the program counter is changed by instructions "MOV R2, A", "ADD R2, A", or by instructions of arithmetic or logic operation on R2 (e.g. "SUB R2, A", "BS(C) R2,6", "CLR R2", etc.). In this case, the execution takes two instruction cycles.

If for some reasons, the specification of the instruction cycle is not suitable for certain applications, try to modify the instruction as follows:

- (A) Change one instruction cycle to consist of four oscillator periods.
- (B) "TBRD", "RET", "RETL", "RETI", or the conditional skip ("JBS", "JBC", "JZ", "JZA", "DJZ", "DJZA") commands which were tested to be true, are executed within two instruction cycles. The instructions that are written to the program counter also take two instruction cycles.

Case (A) is selected by the Code Option bit called CLK1:0. One instruction cycle consists of two oscillator clocks if CLK1:0 is "01", and four oscillator clocks if CLK1:0 is "00".

Note that once the four oscillator periods within one instruction cycle is selected as in Case (A), the internal clock source for TCC should be CLK = Fc as indicated in Figure 6-6-1.

In addition, the instruction set has the following features:

- (1) Every bit of any register can be set, cleared, or tested directly.
- (2) The I/O register can be regarded as general register. That is, the same instruction can operate on the I/O register.

### Convention:

- **R** = Register designator that specifies which one of the registers (including operation and general purpose registers) is to be utilized by the instruction.
- **b** = Bit field designator that selects the value for the bit located in the register R and which affects the operation.
- k = 8 or 10-bit constant or literal value

Binary Instruction	Hex	Mnemonic	Operation	Status Affected
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0000 0001	0001	DAA	Decimal Adjust A	С
0 0000 0000 0010	0002	CONTW	$A \to CONT$	None
0 0000 0000 0011	0003	SLEP	$0 \rightarrow WDT$ , Stop oscillator	T, P
0 0000 0000 0100	0004	WDTC	$0 \rightarrow WDT$	T, P



Binary Instruction	Hex	Mnemonic	Operation	Status Affected
0 0000 0000 rrrr	000r	IOW R	$A \rightarrow IOCR$	None <sup>1</sup>
0 0000 0001 0000	0010	ENI	Enable Interrupt	None
0 0000 0001 0001	0011	DISI	Disable Interrupt	None
0 0000 0001 0010	0012	RET	[Top of Stack] → PC	None
0 0000 0001 0011	0013	RETI	[Top of Stack] → PC, Enable Interrupt	None
0 0000 0001 0100	0014	CONTR	$CONT \to A$	None
0 0000 0001 rrrr	001r	IOR R	$IOCR \to A$	None <sup>1</sup>
0 0000 01rr rrrr	00rr	MOV R,A	$A \rightarrow R$	None
0 0000 1000 0000	0080	CLRA	$0 \rightarrow A$	Z
0 0000 11rr rrrr	00rr	CLR R	$0 \rightarrow R$	Z
0 0001 00rr rrrr	01rr	SUB A,R	$R-A \rightarrow A$	Z, C, DC
0 0001 01rr rrrr	01rr	SUB R,A	$R-A \rightarrow R$	Z, C, DC
0 0001 10rr rrrr	01rr	DECA R	$R-1 \rightarrow A$	Z
0 0001 11rr rrrr	01rr	DEC R	$R-1 \rightarrow R$	Z
0 0010 00rr rrrr	02rr	OR A,R	$A\vee R\to A$	Z
0 0010 01rr rrrr	02rr	OR R,A	$A \vee R \to R$	Z
0 0010 10rr rrrr	02rr	AND A,R	$A \& R \rightarrow A$	Z
0 0010 11rr rrrr	02rr	AND R,A	$A \& R \rightarrow R$	Z
0 0011 00rr rrrr	03rr	XOR A,R	$A \oplus R \to A$	Z
0 0011 01rr rrrr	03rr	XOR R,A	$A \oplus R \to R$	Z
0 0011 10rr rrrr	03rr	ADD A,R	$A + R \rightarrow A$	Z, C, DC
0 0011 11rr rrrr	03rr	ADD R,A	$A + R \rightarrow R$	Z, C, DC
0 0100 00rr rrrr	04rr	MOV A,R	$R \rightarrow A$	Z
0 0100 01rr rrrr	04rr	MOV R,R	$R \rightarrow R$	Z
0 0100 10rr rrrr	04rr	COMA R	$/R \rightarrow A$	Z
0 0100 11rr rrrr	04rr	COM R	$/R \rightarrow R$	Z
0 0101 00rr rrrr	05rr	INCA R	$R+1 \rightarrow A$	Z
0 0101 01rr rrrr	05rr	INC R	$R+1 \rightarrow R$	Z
0 0101 10rr rrrr	05rr	DJZA R	R-1 → A, skip if zero	None
0 0101 11rr rrrr	05rr	DJZ R	$R-1 \rightarrow R$ , skip if zero	None
0 0110 00rr rrrr	06rr	RRCA R	$R(n) \rightarrow A(n-1),$ $R(0) \rightarrow C, C \rightarrow A(7)$	С

**Note:** <sup>1</sup> This instruction is applicable to IOC5~IOC7, IOCA ~ IOCF only.



Binary Instruction	Hex	Mnemonic	Operation	Status Affected
0 0110 01rr rrrr	06rr	RRC R	$R(n) \rightarrow R(n-1),$ $R(0) \rightarrow C, C \rightarrow R(7)$	С
0 0110 10rr rrrr	06rr	RLCA R	$R(n) \rightarrow A(n+1),$ $R(7) \rightarrow C, C \rightarrow A(0)$	С
0 0110 11rr rrrr	06rr	RLC R	$R(n) \rightarrow R(n+1),$ $R(7) \rightarrow C, C \rightarrow R(0)$	С
0 0111 00rr rrrr	07rr	SWAPA R	$R(0-3) \rightarrow A(4-7),$ $R(4-7) \rightarrow A(0-3)$	None
0 0111 01rr rrrr	07rr	SWAP R	$R(0-3) \leftrightarrow R(4-7)$	None
0 0111 10rr rrrr	07rr	JZA R	$R+1 \rightarrow A$ , skip if zero	None
0 0111 11rr rrrr	07rr	JZ R	$R+1 \rightarrow R$ , skip if zero	None
0 100b bbrr rrrr	0xxx	BC R,b	$0 \rightarrow R(b)$	None <sup>2</sup>
0 101b bbrr rrrr	0xxx	BS R,b	$1 \rightarrow R(b)$	None <sup>3</sup>
0 110b bbrr rrrr	0xxx	JBC R,b	if R(b)=0, skip	None
0 111b bbrr rrrr	0xxx	JBS R,b	if R(b)=1, skip	None
1 00kk kkkk kkkk	1kkk	CALL k	$PC+1 \rightarrow [SP],$ $(Page, k) \rightarrow PC$	None
1 01kk kkkk kkkk	1kkk	JMP k	$(Page, k) \rightarrow PC$	None
1 1000 kkkk kkkk	18kk	MOV A,k	$k \rightarrow A$	None
1 1001 kkkk kkkk	19kk	OR A,k	$A \lor k \to A$	Z
1 1010 kkkk kkkk	1Akk	AND A,k	$A \& k \rightarrow A$	Z
1 1011 kkkk kkkk	1Bkk	XOR A,k	$A \oplus k \to A$	Z
1 1100 kkkk kkkk	1Ckk	RETL k	$k \to A$ , [Top of Stack] $\to PC$	None
1 1101 kkkk kkkk	1Dkk	SUB A,k	$k\text{-}A \to A$	Z, C, DC
1 1111 kkkk kkkk	1Fkk	ADD A,k	$k+A \rightarrow A$	Z, C, DC
1 1110 1001 kkkk	1E9k	BANK k	$K \rightarrow R4(7:6)$	None
1 1110 11rr rrrr	1Err	TBRD R	If Bank 3 R6.7=0, machine code $(7:0) \rightarrow R$ Else Bank 3 R6.7=1, machine code $(12:8) \rightarrow$ R(4:0), R(7:5)=(0,0,0)	None


**Note:** <sup>2</sup> This instruction is not recommended for interrupt status register operation.

<sup>&</sup>lt;sup>3</sup> This instruction cannot operate under interrupt status register.



# 7 Timing Diagram

#### **AC Test Input/Output Waveform**



**Note:** AC Testing: Input are driven at 2.4V for logic "1," and 0.4V for logic "0" Timing measurements are made at 2.0V for logic "1," and 0.8V for logic "0"

Figure 7-1 AC Test Input/Output Waveform Timing Diagram

### Reset Timing (CLK1:0 = "01")




Figure 7-2 Reset Timing Diagram



# 8 Absolute Maximum Ratings

Items	Rating			
Temperature under bias	-40°C	to	85°C	
Storage temperature	-65°C	to	150°C	
Working voltage	2.2V	to	5.5V	
Working frequency	DC	to	16 MHz	
Input voltage	Vss-0.3V	to	Vdd+0.5V	
Output voltage	Vss-0.3V	to	Vdd+0.5V	

Note: These parameters are theoretical values and have not been tested.

## 9 DC Electrical Characteristics

Ta=25°C, VDD=5.0V  $\pm$  5%, VSS=0V

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
	Crystal: VDD to 3V	Two cycles with two clocks	DC	1	8	MHz
Fxt	Crystal: VDD to 5V	TWO CYCIES WITH TWO CIOCKS	DC	_	16	MHz
FXL	ERC: VDD to 5V	R: 5.1KΩ, C: 300 pF	F-30%	370	F+30%	kHz
	IRC: VDD to 5 V	4 MHz, 16 MHz, 8 MHz	F-2.5%	F	F+2.5%	Hz
IIL	Input Leakage Current for input pins	VIN = VDD, VSS	_	ı	±1	μА
VIHRC	Input High Threshold Voltage (Schmitt Trigger)	OSCI in RC mode	-	3.5	_	V
IERC1	Sink current	VI from low to high, VI=5V	21	22	23	mA
VILRC	Input Low Threshold Voltage (Schmitt Trigger)	OSCI in RC mode	-	1.5	-	V
IERC2	Sink current	VI from high to low, VI=2V	16	17	18	mA
VIH1	Input High Voltage (Schmitt Trigger)	Ports 5, 6, 8	0.7VDD	I	VDD + 0.3V	V
VIL1	Input Low Voltage (Schmitt Trigger)	Ports 5, 6, 8	-0.3V	1	0.3VDD	V
VIHT1	Input High Threshold Voltage (Schmitt Trigger)	/RESET	0.7VDD	=	VDD + 0.3V	V
VILT1	Input Low Threshold Voltage (Schmitt Trigger)	/RESET	-0.3V	=	0.3VDD	V



Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
VIHT2	Input High Threshold Voltage (Schmitt Trigger)	INT	0.7VDD	l	VDD+0.3V	<b>V</b>
VILT2	Input Low Threshold Voltage (Schmitt Trigger)	INT	-0.3V	I	0.3VDD	>
VIHX1	Clock Input High Voltage	OSCI in crystal mode	_	3.0	_	٧
VILX1	Clock Input Low Voltage	OSCI in crystal mode	-	1.8	-	٧
IOH1	Output High Voltage (Ports 5, 6, 8)	VOH = VDD-0.5V (IOH =3.7mA)	-3.0	-4.2	-	mA
IOL1	Output Low Voltage (Ports 5, 8)	VOL = GND + 0.5V	9	11	-	mA
IOL2	Output Low Voltage (Port 6)	VOL = GND + 0.5V	15	18	-	mA
IPH	Pull-high current	Pull-high active, Input pin at VSS	-	-70	-80	μА
IPL	Pull-low current	Pull-low active, Input pin at Vdd	-	20	30	μА
ISB1	Power down current	All input and I/O pins at VDD, Output pin floating, WDT disabled	-	1.0	1.5	μΑ
ISB2	Power down current	All input and I/O pins at VDD, Output pin floating, WDT enabled	_	8	10	μА
ICC1	Operating supply current at two clocks	/RESET= 'High', Fosc=32kHz (Crystal type, CLKS1:0="01"), Output pin floating, WDT disabled.	-	37	40	μΑ
ICC2	Operating supply current at two clocks	/RESET= 'High', Fosc=32kHz (Crystal type, CLKS1:0="01"), Output pin floating, WDT enabled.	-	39	43	μΑ
ICC3	Operating supply current at two clocks	/RESET= 'High', Fosc=455kHz (Crystal type, CLKS1:0="01"), Output pin floating, WDT enabled. (*VDD = 3V)	-	110	120	μΑ



Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
ICC4	Operating supply current at two clocks	/RESET = 'High', Fosc = 4 MHz (Crystal type, CLKS1:0 = "01"), Output pin floating, WDT enabled	I	1.1	1.5	mA
ICC5	Operating supply current at two clocks	/RESET = 'High', Fosc = 10 MHz (Crystal type, CLKS1:0 = "01"), Output pin floating, WDT enabled		2.7	3	mA

Note: These parameters are theoretical values and have not been tested.

#### **Data EEPROM Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Tprog	Erase/Write cycle time	)/// 0.5 5.5V	-	4.0	4.2	ms
Treten	Data Retention	Vdd = 2.5~ 5.5V Temperature = -40°C ~ 85°C	-	10	_	years
Tendu	Endurance time	Tomporature 10 0 00 0	-	1000K	_	cycles

#### **Program Flash Memory Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Tprog	Erase/Write cycle time	\/	_	1	1	ms
Treten	Data Retention	Vdd = 5.0V Temperature = -40°C ~ 85°C	_	10	_	years
Tendu	Endurance time	Tomporataro 10 0 00 0	_	100K	ı	cycles

<sup>\*</sup>Data in the Minimum, Typical, Maximum ("Min.", "Typ.", "Max.") columns are based on characterization results at 25°C. These data are for design reference only and are not tested.



### A/D Converter Characteristics (Vdd=2.5V to 5.5V, Vss=0V, Ta=25°C)

Syı	mbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V <sub>AREF</sub>		Analas reference veltore	V > 2.5V	2.5	_	Vdd	V
V	' <sub>ASS</sub>	Analog reference voltage	V <sub>AREF</sub> - V <sub>ASS</sub> ≥ 2.5V	Vss	-	Vss	V
\	/AI	Analog input voltage	-	V <sub>ASS</sub>	-	V <sub>AREF</sub>	V
IAI1	lvdd	Analog supply current	Vdd=VAREF=5.0V, VASS =0V	1150	1300	1450	μΑ
	Ivref	The state of the s	(V reference from Vdd)	-10	0	10	μΑ
IAI2	lvdd	Analog aupply aurrent	Vdd=VAREF=5.0V, VASS =0V	700	800	900	μA
IAIZ	IVref	Analog supply current	(V reference from VREF)	450	500	550	μΑ
F	RN Resolution $Vdd=V_{AREF}=5.0V$ , $V_{ASS}=0V$		· ·	8	9	ı	Bits
I	LN Linearity error Vdd = 2.5 to 5.5V Ta=25°C			-	±2	±4	LSB
D	DNL Differential nonlinear error Vdd = 2.5 to 5.5V Ta=25°C			-	±0.5	±0.9	LSB
F	SE	Full scale error	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0V	_	±1	±2	LSB
(	OE	Offset error	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0V	-	±1	±2	LSB
2	ZAI	Recommended impedance of analog voltage source	-	-	8	10	ΚΩ
T	AD1	A/D clock period	$Vdd=V_{AREF}=2.5\sim5.5V,$ $V_{ASS}=0V$	4	I	I	μs
T.	TAD2 A/D clock period		1	-	-	μs	
Т	TCN A/D conversion time $ \begin{array}{c} Vdd=V_{AREF}=5.0V, \\ V_{ASS}=0V \end{array} $		14	_	14	TAD	
А	DIV	A/D OP input voltage range	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0V	0	_	V <sub>AREF</sub>	V
F	PSR	Power Supply Rejection	Vdd=5.0V±0.5V	_	_	±2	LSB

Note: 1 These parameters are theoretical values and have not been tested. Such parameters are for design reference only.

<sup>&</sup>lt;sup>2</sup> When A/D is off, no current is consumed other than minor leakage current.

<sup>&</sup>lt;sup>3</sup> The A/D conversion result does not decrease with an increase in the input voltage, and there's no missing code.

<sup>&</sup>lt;sup>4</sup> Specifications are subject to change without prior notice.



#### **Comparator Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
VOS	Input offset voltage	RL = 5.1K (Note <sup>1</sup> )	1	_	5	mV
Vcm	Input common-mode voltages range	(Note <sup>2</sup> )	GND	_	VDD	٧
ICO	Supply current of Comparator	-	1	200	-	μΑ
TRS	Response time	Vin(-)=2.5V, Vdd=5V, CL=15p (comparator output load), overdrive=30mV (Note <sup>3</sup> )	ı	0.7	ı	μs
TLRS	Large signal response time	Vin(-)=2.5V, Vdd=5V, CL=15p (comparator output load),	_	300	_	ns
VS	Operating range	_	2.5	_	5.5	V

Note: 1. The output voltage is in the unit gain circuitry and over the full input common-mode range.

### 10 AC Electrical Characteristics

EM78F661N,  $0 \le Ta \le 70^{\circ}C$ , VDD=5V, VSS=0V

 $-40 \le Ta \le 85^{\circ}C$ , VDD=5V, VSS=0V

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Dclk	Input CLK duty cycle	-	45	50	55	%
Tins	Instruction cycle time	Crystal type	100	-	DC	ns
TITIS	(CLKS1:0="01")	RC type	500	_	DC	ns
Ttcc	TCC input period	_	(Tins+20)/N*	_	-	ns
Tdrh	Device reset hold time	_	14	16	18	ms
Trst	/RESET pulse width	Ta = 25°C	2000	-	-	ns
Twdt	Watchdog timer period	Ta = 25°C	14	16	18	ms
Tset	Input pin setup time	_	_	0	_	ns
Thold	Input pin hold time	-	-	20	_	ns
Tdelay	Output pin delay time	Cload = 20 pF	_	50	_	ns

**Note:** These parameters are theoretical values and have not been tested. Such parameters are for design reference only. Data in the Minimum, Typical, Maximum ("Min.", "Typ.", "Max.") columns are based on characterization results at 25°C.

<sup>&</sup>lt;sup>2</sup>. The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is VDD.

<sup>&</sup>lt;sup>3</sup>. The response time specified is a 100 mV input step with 30 mV overdrive.

<sup>\*</sup>N = selected prescaler ratio.



### **APPENDIX**

# A Package Type

Flash MCU	Package Type	Pin Count	Package Size
EM78F661NMS10J/S	MSOP	10	118 mil
EM78F661NAD16J/S	DIP	16	300 mil
EM78F661NASO16AJ/S	SOP	16	150 mil

These are Green products which do not contain hazardous substances and comply with the third edition of Sony SS-00259 standard.

The Pb content is less than 100ppm and complies with Sony specifications.

Part No.	EM78F661NxJ/xS
Electroplate type	Pure Tin
Ingredient (%)	Sn: 100%
Melting point (°C)	232°C
Electrical resistivity (μΩ cm)	11.4
Hardness (hv)	8~10
Elongation (%)	>50%



# **B** Packaging Configuration

## B.1 EM78F661NMS10




Figure B-1 EM78F661N 10-pin MSOP Package Type



### **B.2 EM78F661NAD16**




Figure B-2 EM78F661N 16-pin DIP Package Type



### **B.3 EM78F661NASO16A**




Figure B-3 EM78F661N 16-pin SOP Package Type



# C Quality Assurance and Reliability

Test Category	Test Conditions	Remarks
Solderability	Solder temperature=245±5°C, for 5 seconds up to the stopper using a rosin-type flux	_
	Step 1: TCT, 65°C (15 min)~150°C (15 min), 10 cycles	
	Step 2: Bake at 125°C, TD (endurance)=24 hrs	
	Step 3: Soak at 30°C/60%, TD (endurance)=192 hrs	
Pre-condition	Step 4: IR flow 3 cycles	For SMD IC (such as SOP, QFP, SOJ, etc)
	(Pkg thickness $\geq$ 2.5 mm or Pkg volume $\geq$ 350 mm <sup>3</sup> 225 $\pm$ 5°C)	30F, QFF, 300, etc)
	(Pkg thickness $\leq$ 2.5 mm or Pkg volume $\leq$ 350 mm <sup>3</sup> 240 $\pm$ 5°C)	
Temperature cycle test	-65°C (15 min)~150°C (15 min), 200 cycles	_
Pressure cooker test	TA =121°C, RH=100%, pressure=2 atm, TD (endurance)= 96 hrs	-
High temperature / High humidity test	TA=85°C , RH=85% , TD (endurance) = 168 , 500 hrs	-
High-temperature storage life	TA=150°C, TD (endurance) = 500, 1000 hrs	-
High-temperature operating life	TA=125°C, VCC = Max. operating voltage, TD (endurance) = 168, 500, 1000 hrs	_
Latch-up	TA=25°C, VCC = Max. operating voltage, 150mA/20V	_
		IP_ND,OP_ND,IO_ND
ESD (HBM)	TA=25°C, ≥   ± 3KV	IP_NS,OP_NS,IO_NS
		IP_PD,OP_PD,IO_PD,
ESD (MM)	TA=25°C, ≥   ± 300V	IP_PS,OP_PS,IO_PS,
	25 5, = 1 = 5551	VDD-VSS(+),VDD_VSS (-) mode

## **C.1 Address Trap Detect**

An address trap detect is one of the MCU embedded fail-safe functions that detects MCU malfunction caused by noise or the like. Whenever the MCU attempts to fetch an instruction from a certain section of ROM, an internal recovery circuit is auto started. If a noise-caused address error is detected, the MCU will repeat execution of the program until the noise is eliminated. The MCU will then continue to execute the next program.

