

# ST-BUS™ FAMILY MH89790B **CEPT PCM 30/CRC-4 Framer & Interface**

**Preliminary Information** 

# **Features**

- Complete primary rate 2048 kbit/s CEPT transceiver with CRC-4 option
- Selectable HDB3 or AMI line code
- Two frame elastic buffer with 32us jitter buffer
- Tx and Rx frame and multiframe synchroniza-tion signals
- Frame alignment and CRC error counters
- Insertion and detection of A, B, C, D signalling bits with optional debounce
- Line driver and receiver
- Per channel, overall, and remote loop around
- Digital phase detector between E1 line and **ST-BUS**
- ST-BUS compatible
- Pin compatible with the MH89790
- Inductorless clock recovery
- Loss of Signal (LOS) indication
- Available in standard, narrow and surface mount formats
- Supports single supply rail operation

# **Applications**

- Primary rate ISDN network nodes
- **Multiplexing equipment**
- Private network: PBX to PBX links

**May 1995** 

**Ordering Information** 

**ISSUE 5** 

MH89790B **MH89790BN MH89790BS** 

### 40 Pin DIL Hybrid 1.3" row pitch 40 Pin DIL Hybrid 0.8" row pitch 40 Pin Surface Mount Hybrid 0°C to 70°C

# **Description**

The MH89790B is Mitel's CEPT PCM 30 interface solution, designed to meet the latest CCITT standards PCM 30 format with CRC-4. The MH89790B provides a complete interface between a 2.048 Mbit/sec digital trunk and Mitel's Serial Telecom Bus, the ST-BUS.

The MH89790B is a pin-compatible enhancement of the MH89790, permitting the removal of the tuneable inductor and inclusion of the external NAND gate used for generating RxD.



**Figure 1 - Functional Block Diagram** 



# **Figure 2 - Pin Connections**

# **Pin Description**



# **Pin Description (Continued)**



# **Functional Description**

The MH89790B is a digital trunk interface conforming to CCITT Recommendation G.704 for PCM 30 and I.431 for ISDN. It includes features such as insertion and detection of synchronization patterns. optional cyclical redundancy check (CRC-4) and far end error performance reporting, HDB3 decoding and optional coding, channel channel associated or common signalling. programmable digital attenuation, and a two frame received elastic buffer. The MH89790B can also monitor several conditions on the CEPT digital trunk which include the following: Loss of Signal (LOS) indication, frame and multiframe synchronization, received all 1's alarms, data slips, as well as near and far end framing and CRC errors.

The system interface to the MH89790B is a serial bus that operates at 2048 kbit/s known as the ST-BUS. This serial stream is divided into 125 us frames that are made up of  $32 \times 8$  bit channels.

The line interface to the MH89790B consists of split phase unipolar inputs and outputs which are supplied from/to a bipolar line receiver/driver, respectively.

# **CEPT Interface**

The CEPT frame format consists of 32, 8 bit timeslots. Of the 32 timeslots in a frame, 30 are defined as information channels, timeslots 1-15 and 17-31 which correspond to telephone channels 1-30. An additional data channel may be obtained by placing the device in common channel signalling mode. This allows use of timeslot 16 for 64 kbit/s common channel signalling. Synchronization is included within the CEPT bit stream in the form of a bit pattern inserted into timeslot 0. The contents of timeslot 0 alternate between the frame alignment pattern and the non-frame alignment pattern as described in Figure 3 below. Bit 1 of the frame alignment and non-frame alignment bytes have provisions for additional protection against false synchronization or enhanced error monitoring. This is described in more detail in the following section.

In order to accomplish multiframe synchronization, a 16 frame multiframe is defined by sending four zeros in the high order quartet of timeslot 16 frame 0, i.e., once every 16 frames (see Figure 4). The CEPT format has four signalling bits, A, B, C and D. Signalling bits for all 30 information channels are transmitted in timeslot 16 of frames 1 to 15. These timeslots are subdivided into two quartets (see Table  $6)$ .

### **Cyclic Redundancy Check (CRC)**

An optional cyclic redundancy check (CRC) has been incorporated within CEPT bit stream to provide additional protection against simulation of the frame alignment signal, and/or where there is a need for an enhanced error monitoring capability. The CRC process treats the binary string of ones and zeros contained in a submultiframe (with CRC bits set to binary zero) as a single long binary number. This string of data is first multiplied by  $x<sup>4</sup>$  then divided by the polynomial  $x^4+x+1$ . This process takes place at both the transmitter and receiver end of the link. The remainder calculated at the receiver is compared to the one received with the data over the link. If they



### Figure 3 - Allocation of Bits in Timeslot 0 of the CEPT Link

Note 1: With CRC active, this bit is ignored.<br>Note 2: With SiMUX active, this bit transmits SMF CRC results in frames 13 and 15.

Note 3 : Reserved for National use.

Timeslot 16 of frame 0		Timeslot 16 of frame 1			Timeslot 16 of frame 15	
0000	<b>XYXX</b>	<b>ABCD bits for</b> telephone channel 1 $($ timeslot 1 $)$	<b>ABCD bits for</b> telephone channel 16 $($ timeslot 17 $)$	$\bullet\bullet\bullet$	<b>ABCD bits for</b> telephone channel 15 $($ timeslot 15 $)$	<b>ABCD bits for</b> telephone channel 30 (timeslot 31)

Figure 4 - Allocation of Bits in Timeslot 16 of the CEPT Link

are the same, it is of high probability that the previous submultiframe was received error free.

The CRC procedure is based on a 16 frame multiframe which is divided into two 8 frame submultiframes (SMF). The frames which contain the frame alignment pattern contain the CRC bits,  $C_1$ to  $C_4$  respectively, in the bit 1 position. The frame which contains the non-frame alignment pattern contains within the bit 1 position, a 6 bit CRC multiframe alignment signal and two spare bits (in frames 13 and 15) which are used for CRC error performance reporting (refer to Figure 5). During the CRC encoding procedure the CRC bit positions are initially set at zero. The remainder of the calculation is stored and inserted into the respective CRC bits of the next SMF. The decoding process repeats the multiplication/division process and compares the remainder with the CRC bits received in the next SMF.

The two spare bits (denoted Si1 and Si2 in Figure 5) following the 6-bit CRC multiframe alignment signal can be used to monitor far-end error performance. The results of the CRC-4 comparisons for the previously received SMFII and SMFI are encoded and transmitted back to the far end in the Si bits (refer to Table 1).

## **ST-BUS Interface**

The ST-BUS is a synchronous time division multiplexed serial bus with data streams operating at 2048 kbit/s and configured as 32, 64 kbit/s channels (refer Figure 6). Synchronization of the data transfer is provided from a frame pulse which identifies the frame boundaries and repeats at an 8 kHz rate. Figure 2 shows how the frame pulse  $(F0i)$ defines the ST-BUS frame boundaries. All data is clocked into the device on the falling edge of the 2048 kbit/s clock (C2i), while data is clocked out on the rising edge of the 2048 kbit/s clock at the start of the bit cell.

Si1 bit (frame 13)	Si <sub>2</sub> bit (frame 15)	<b>Meaning</b>	
		CRC results for both SMFI, II are error free.	
	n	CRC result for SMFII is in error. CRC result for SMFI is error free.	
		CRC result for SMFII is error free. CRC result for SMFI is in error.	
		CRC results for both SMFI, II are in error.	

Table 1. Coding of Spare Bits Si1 and Si2



### Figure 5 - CRC Bit Allocation and Submultiframing

Note 1: Remote Alarm. Keep at 0 for normal operation.

Note 2 : Reserved for National use. Keep at 1 for normal operation.

Note 3 : Used to monitor far-end CRC error performance.

indicates position of CRC-4 multiframe alignment signal



Figure 6 - ST-BUS Stream Format

### Data Input (DSTi)

The MH89790B receives information channels on the DSTi pin. Of the 32 available channels on this serial input, 30 are defined as information channels. They are channels 1-15 and 17-31. These 30 timeslots are the 30 telephone channels of the CEPT format numbered 1-15 and 16-30.

Timeslot 0 and 16 are unused to allow the synchronization and signalling information to be inserted, from the Control Streams (CSTi0 and CSTi1). The relationship between the input and output ST-BUS stream and the CEPT line is

illustrated in Figures 7 to 11. In common channel signalling mode timeslot 16 becomes an active channel. In this mode channel 16 on DSTi is transmitted on timeslot 16 of the CEPT link unaltered. This mode is activated by bit 5 of channel 31 of CSTi0.

### Control Input 0 (CSTi0)

All the necessary control and signalling information is input through the two control streams. Control ST-BUS input number 0 (CSTi0) contains the control information that is associated with each information channel. Each control channel contains the per channel digital attenuation information, the individual



Table 2. Per Channel Control Word: Data Format for CSTi0 Channels 0-14, and 16-30



4-193



Table 3. Master Control Word 1 (MCW1): Data Format for CSTi0 Channel 15



Table 4. Master Control Word 2 (MCW2): Data Format for CSTi0 Channel 31



Table 5. Multiframe Alignment Signal:Data Format for CSTi1Channel 0 on the Transmitted CEPT Link

loopback control bit, and the voice or data channel identifier, see Table 2. When a channel is in data mode (B7 is high) the digital attenuation and Alternate Digit Inversion are disabled. It should be noted that the control word for a given information channel is input one timeslot early, i.e., channel 0 of CSTi0 controls channel 1 of DSTi. Channels 15 and

31 of CSTi0 contain Master Control Words 1 and 2 (MCW1, MCW2) which are used to set up the interface feature as seen by the respective bit functions of Tables 3 and 4.



### Table 6. Channel Associated Signalling: Data Format for CSTi1 Channels 1 to 15



### Table 7. Frame-Alignment Signal: Data Format for CSTi1 Channel 16



Table 8. Non-Frame-Alignment Signal: Data Format for CSTi1 Channel 17



### Table 9. Master Control Word 3 (MCW3): Data Format for CSTi1 Channel 18



Table 10. Received Multiframe Alignment Signal: Data Format for CSTo Channel 0

### Control Input 1 (CSTi1)

Figure 10 shows the relationship between the control stream (CSTi1) and the CEPT stream.

Control ST-BUS input stream number 1 (CSTi1) contains the synchronization information and the A. B, C & D signalling bits for insertion into timeslot 16 of the CEPT stream (refer to Tables 5 to 8). Timeslot 0 contains the four zeros of the multiframe alignment signal plus the XYXX bits (see Figure 4). Channels 1 to 15 of CSTi1 contain the A, B, C & D signalling bits as defined by the CEPT format (see Figure 4), i.e., channel 1 of CSTi1 contains the A, B, C & D bits for DSTi timeslots 1 and 17. Channel 16 contains the frame alignment signal, and channel 17 contains the non-frame alignment signal (see Figure 3). Channel 18 contains the Master Control Word 3 (see Table 9).

### Control Output (CSTo)

Control ST-BUS output (CSTo) contains the multiframe signal from timeslot 16 of frame 0 (see Table 10). Signalling bits, A, B, C & D for each CEPT channel are sourced from timeslot 16 of frames 1-15 and are output in channels 1-15 on CSTo, as shown in Table 11. The frame alignment signal and non-frame alignment signal, received from timeslot 0 of alternate frames are output in timeslots 16 and 17, as shown in Tables 12 and 13.



Table 11. Received Channel Associated Signalling: Data Format for CSTo Channels 1 to 15



# Table 12. Received Frame Alignment Signal: Data Format for CSTo Channel 16



Table 13. Received Non-Frame Alignment Signal: Data Format for CSTo Channel 17



Table 14. Master Status Word 1 (MSW1): Data Format for CSTo Channel 18



### Table 15. Phase Status Word (PSW): Data Format for CSTo Channel 19



### Table 16. CRC Error Count: Data Format for CSTo Channel 20



Table 17. Master Status Word 2 (MSW2): Data Format for CSTo Channel 21

Channel 18 contains a Master Status Word 1 (MSW1) which provides to the user information needed to determine the operating condition of the CEPT interface, i.e., frame synchronization, multiframe synchronization, frame alignment byte errors, slips, alarms, and the logic of the external status pin (see Table 14). Figure 11 shows the relationship between the control stream channels, and the CEPT signalling channels in the multiframe. The ERR bit in the Master Status Word 1 is an indicator of the number of errored frame alignment bytes that have been received in alternate timeslot zero. The time interval between toggles of the ERR bit can be used to evaluate the bit error rate of the line according to the CCITT Recommendation G.732 (see section on Frame Alignment Error Counter).

Channel 19 contains the Phase Status Word (see Table 15) which can be used to determine the phase relationship between the ST-BUS frame pulse  $(F0i)$ and the rising edge of E8Ko. This information could be used to determine the long term trend of the received data rate, or to identify the direction of a slip.

Channel 20 contains the CRC error count (see Table 16). This counter will wrap around once terminal count is achieved (256 errors). If the maintenance option is selected (bit 3 of MCW3) the counter is reset once per second.

Channel 21 contains the Master Status Word 2 (see Table 17). This byte identifies the status of the CRC reframe and CRC sync. It also reports the Si bits received in timeslot 0 of frames 13 and 15 and the ninth and most significant bit  $(b_8)$  of the 9-bit Phase Status Word.

### **Elastic Buffer**

The MH89790B has a two frame elastic buffer at the receiver which absorbs the jitter and wander in the received signal. The received data is written into the elastic buffer with the extracted E2o (2048 kHz) clock and read out of the buffer on the ST-BUS side with the system C2i (2048 kHz) clock (e.g., PBX system clock). Under normal operating conditions, in a synchronous network, the system C2i clock is phase-locked to the extracted E2o clock. In this situation every write operation to the elastic buffer is followed by a read operation. Therefore, underflow or overflow of data in the elastic buffer will not occur.

If the system clock is not phase-locked to the extracted clock (e.g., lower quality link which is not selected as the clock source for the PBX) then the data rate at which the data is being written into the

device on the line side may differ from the rate at which it is being read out on the ST-BUS side.

When the clocks are not phase-locked, two situations can occur:

Case  $#1$ : If the data on the line side is being written in at a rate SLOWER than it is being read out on the ST-BUS side, the distance between the write pointer and the read pointer will begin to decrease over time. When the distance is less than two channels, the buffer will perform a controlled slip which will move the read pointers to a new location 34 channels away from the write pointer. This will result in the REPETITION of the received frame.

Case #2: If the data on the line side is being written in at a rate FASTER than it is being read out on the ST-BUS side, the distance between the write pointer and the read pointer will begin to increase over time. When the distance exceeds 42 channels, the elastic buffer will perform a controlled slip which will move the read pointer to a new location ten channels away from the write pointer. This will result in the LOSS of the last received frame.

Note that when the device performs a controlled slip, the ST-BUS address pointer is repositioned so that there is either a 10 channel or 34 channel delay between the input CEPT frame and the output ST-BUS frame. Since the buffer performs a controlled slip only if the delay exceeds 42 channels or is less than two channels, there is a minimum eight channel hysteresis built into the slip mechanism. The device can, therefore, absorb eight channels or 32.5µs of jitter in the received signal.

There is no loss of frame synchronization, multiframe synchronization or any errors in the signalling bits when the device performs a slip.

# **Frame Alignment Error Counter**

The MH89790B provides an indication of the bit error rate found on the link as required by CCITT Recommendation G.703. The ERR bit (Bit 5 of MSW1) is used to count the number of errors found in the frame alignment signal and this can be used to estimate the bit error rate. The ERR bit changes state when 16 errors have been detected in the frame alignment signal. This bit can not change state more than once every 128 ms, placing an upper limit on the detectable error rate at approximately  $10^{-3}$ . The following formula can be used to calculate the BER:

BER=  $16*$  number of times ERR bit toggles 7\* 4000 \* elapsed time in seconds

where:

- 7 -is the number of bits in the frame alignment signal (0011011).
- 16 -is the number of errored frame alignment signals counted between changes of state of the ERR bit.
- 4000 -is the number of frame alignment signals in a one second interval.

This formula provides a good approximation of the BER given the following assumptions:

- 1. The bit errors are uniformly distributed on the line. In other words, every bit in every channel is equally likely to get an error.
- 2. The errors that occur in channel 0 are bit errors. If the first assumption holds and the bit error rate is reasonable, (below  $10^{-3}$ ) then the probability of two or more errors in 7 bits is very low.

### **Attenuation ROM**

All transmit and receive data in the MH89790B is passed through the digital attenuation ROM according to the values set on bits 5 - 0 of data channels in the control stream (CSTi0). Data can be attenuated on a per-channel basis from 1 to 6 dB for both Tx and Rx data (refer Table 2).

Digital attenuation is applied on a per-channel basis to the data found one channel after the control information stored in the control channel CSTi0, i.e., control stream 0 channel 4 contains the attenuation setting for data stream (DSTo) channel 5.

# **Signalling Bit RAM**

The A, B, C, & D Bit RAM is used to retain the status of the per-channel signalling bits so that they may be multiplexed into the Control Output Stream (CSTo). This signalling information is only valid when the module is synchronized to the received data stream. If synchronization is lost, the status of the signalling bits will be retained for 6.0 ms provided the signalling debounce is active.

Integrated into the signalling bit RAM is a debounce circuit which will delay valid signalling bit changes for 6.0 to 8.0 ms. By debouncing the signalling bits, a bit error in the latter will not affect the call in progress. (See Table 3, bits 3-0 of channel 15 on the CSTi0 line.)

## **CEPT PCM 30 Format MUX**

The internal multiplexer formats the data stream corresponding to the CEPT PCM 30 format. The multiplexer will use timeslots 1 to 15 and 17 to 31 for data and timeslots 0 & 16 for the synchronization and channel associated signalling.

The frame alignment and non-frame alignment signals for timeslot zero are sourced by the control stream input CSTi1 channel 16 and 17, respectively. The most significant bit of timeslot zero will optionally contain the cyclical redundancy check, CRC multiframe signal and Si bits used for far-end CRC monitoring.

## **Framing Algorithms**

There are three distinct framers within the MH89790B. These include a frame alignment signal framer, a multiframe framer and a CRC framer. Figure 12 shows the state diagram of the framing algorithms. The dotted lines show optional features which are enabled in the maintenance mode, that is selected by setting Maint bit of the Master Control Word 3 to "1"

The frame synchronization circuit searches for the first frame alignment signal within the bit stream. Once detected, the frame counters are set to find the non-frame alignment signal. If bit 2 of the non-frame alignment signal is not one, a new search is initiated, else the framer will monitor for the frame alignment in the next frame. If the frame alignment signal is found, the device immediately declares frame synchronization.

The multiframe synchronization algorithm is dependent upon the state of frame alignment framer. The multiframe framer will not initiate a search for multiframe synchronization until frame sync is achieved. Multiframe synchronization will be declared on the first occurrence of four consecutive zeros in the higher order quartet of channel 16. Once multiframe synchronization is achieved, the framer will only go out of synchronization after detection of two errors in the multiframe signal or loss of frame alignment synchronization.

The CRC synchronization algorithm is also dependent on the state of the frame alignment

# **MH89790B**

framer, but is independent of the multiframe synchronization. The CRC framer will not initiate a search for CRC framing signal until frame alignment synchronization is achieved. Once frame alignment synchronization is acquired, the CRC framer must find two framing signals in bit 1 of the non-frame alignment signal. Upon detection of the second CRC framing signal the MH89790B will immediately go into CRC synchronization. When maintenance feature is enabled (maint bit  $= 1$ ) the CRC framer will force a complete reframe of the device if CRC frame synchronization is not found within 8 ms or more than 914 CRC errors occur per second.

### **Bipolar Line Receiver**

MH89790B **The** receiver interfaces to the transmission line through a pulse transformer which splits the received AMI line signal into RxA and These two signals are combined by an RxB. internal NAND gate to form a new signal, which represents received data. The received data is clocked into the chip on the falling edge of E2o. Figure 28 shows the functional timing of the bipolar receiver.

Input impedance seen by the transmission line is about 75 ohms, (transformer ratio 1:1:1 with center-tap grounded) as required by G.703 for coaxial cable. Attenuation of the transmission line shall not exceed 6dB (at 1024 kHz) and attenuation characteristics shall be close to the "square root of F".

$$
AF[dB] = AF_{ref}[dB] * \sqrt{\frac{f}{f_{ref}}}
$$

where:

AF attenuation at frequency f in dB

- $AF_{ref}$  attenuation at frequency  $f_{ref}$  in dB (in this case 6 dB)
- reference frequency (in this case 1024 f<sub>ref</sub> kHz)
- $f$ frequency in kHz

Input jitter tolerance of the MH89790B exceeds minimum jitter tolerance as specified in CCITT I.431 and G.823 (see Figure 13).



**Figure 12 - Synchronization State Diagram** 



**1** - Maximum jitter tolerance of receiver

2 - Minimum jitter tolerance specified by G.823 and I.431

### **Bipolar Line Transmitter**

The MH89790B provides two open collector drivers, OUTA and OUTB. These outputs are suitable for driving a center-tapped pulse transformer. Figure 29 illustrates how the two outputs combine to create opposite polarities of the AMI line code. Each output steers the transformer into producing a pulse of the opposite polarity.

### **Clock Extractor**

The MH89790B contains a clock extraction circuit that generates the E2o clock from the received data. This clock is used to latch received data. The falling edge of E2o is approximately aligned with the center of the received data pulse. Alignment between these signals can be disrupted by jitter and wander on the Maximum tolerance of the received signal. MH89790B to the input jitter is shown in Figure 13 relative to minimum jitter tolerance specified in G.823 and I.431.

The extracted 8 kHz output (E8Ko) is derived from E2o clock by dividing it by 256. It can be used by an external phase-locked loop to generate the system clock and frame pulse that is synchronized to the network (see Figure 15).







<b>System Side</b> <b>Line Side</b> COM <sub>1</sub> O O A $\Omega$ F1 $75\Omega$ $\overline{O}$ F <sub>2</sub> $120\Omega$ O <sub>B</sub>							
	<b>Through Hole</b>		<b>Units</b>				
<b>Parameter</b> (Units)	<b>TFS 2574-4</b>	<b>TFS 2915</b>					
		$-4$	$-5$				
<b>Transformer Type</b>	input	output	output				
Inductance (mH)							
$(COM1-75\Omega)$ $(COM1-120\Omega)$	>1.2 >1.9	0.49 0.81	>1 >1.5				
<b>Turns Ratio</b>							
$(COM1-75\Omega):(A-F1):(B-F2)$	1:1:1	$0 - 4:1:1$	$1 - 12:1:1$				
$(COM1-120\Omega):(COM1-75\Omega)$	$1 - 26:1$	$1 - 28:1$	$1 - 22:1$				
Line Impedance $(\Omega)$	75/120	75/120	75/120				
Operational Voltage (Volts)	٠	$+12$	$+5$				
Dielectric Strength (Vrms)	1500	1500	1500				

Table 18. Typical Parameters of the Input and Output Transformers

# **Applications**

### **ISDN Primary Rate User Network Interface**

Typical examples of primary rate interfaces are high capacity links from a PBX to a Central Office Exchange or multiple links between PBX's in a large private network. With the advent of Integrated Services Digital Networks (ISDN) a limited set of network interfaces is specified to allow equipment from different vendors to operate in the network. The MH89790B conforms to the ISDN S/T Primary Rate reference point standard, which calls for 30 B channels (64 kbit/s) and one D channel (64 kbit/s). Figure 15 illustrates a typical application of the MH89790B in an ISDN environment.

Three types of information are passed through serial busses of the MH89790B:

USER DATA - The data streams of the MH89790B are shown connected to the MT8980 Digital Crosspoint Switch. This allows voice and data channels to be switched dynamically within the system.

SIGNALLING - Signalling information on the ISDN primary rate interface is carried over the D-channel using LAPD procedures. The ISDN D-channel is created by placing the MH89790B in Common Channel Signalling mode. The D-channel is tapped off from the ST-BUS and connected to the MT8952 Protocoller Controller. It receives and transmits data packets serially, in accordance with LAPD protocol requirements.

CONTROL - The MT8920B (STPA) provides microprocessor access to directly control the MH89790B through its transmit and receive dual port RAMs. Status information can generate interrupts to notify the system in case of slips, loss of synchronization, alarms, violations, etc.

### Interfacing to the Coaxial Cable Transmission Line

Reliable operation of the CEPT link is directly related to the type of transmission medium and method of interfacing. Coaxial cables provide excellent transmission mediums if used properly. One of the most important things to remember is that the receive end of the cable must not be connected to ground, as shown in Figure 16. If both ends are

connected to the ground, uncontrolled current will flow through the shield of the cable and interfere with the transmitted signal.

### **Magnetics Information**

Table 18 provides typical electrical parameters for suitable input and output transformers. For supporting initial design activities, Mitel Semiconductor has available CEPT MH89790B Ancilliary Component Kits which contains input and output transformers. Alternatively, they are available directly from the following manufacturer:

Filtran Ltd. 229 Colonnade Road Nepean, Ontario Canada K2E 7K3 Telephone: 613-226-1626.



**Figure 16 - Grounding Method of the Outer Conductor to the Coaxial Cable**

# Absolute Maximum Ratings\*



\* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

### Recommended Operating Conditions - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.



# DC Electrical Characteristics - Clocked operation over recommended temperature ranges and power supply voltages.



# AC Electrical Characteristics<sup>†</sup> - Capacitance



† Timing is over recommended temperature & power supply voltages.

# Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

# AC Electrical Characteristics<sup>†</sup> - ST-BUS Timing (Figures 17 and 18)



Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage. t

# Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.



## Figure 17 - Clock & Frame Alignment for 2048 kbit/s ST-BUS Streams



Figure 18 - Clock & Frame Timing for 2048 kbit/s ST-BUS Streams

# AC Electrical Characteristics<sup>†</sup> - Multiframe Clock Timing (Figure 21)



† Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.

Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.<br>\* 256 fact = 100ps

 $256 t_{P20} - 100$ ns



Figure 19 - Functional Timing for Receive Multiframe Clocks



Figure 20 - Functional Timing for Transmit Multiframe Clock



Figure 21 - Clock and Frame Timing for 2048 kbit/s ST-BUS Streams Note 1: These two signals do not have a defined phase relationship

# AC Electrical Characteristics<sup>†</sup> - XCtl, XS and E8Ko (Figures 22, 23 and 24)



 $\dagger$  Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.

# Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.



Figure 22 - XCtl Timing







Figure 24 - E8Ko Timing





Note 1 - The difference between  $T_{TSD}$  for OUTA and OUTB is tyically 20 ns.<br>† Timing is over recommended operating temperature and power supply voltage ranges.

# Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.



Figure 25 - Transmit Timing for CEPT Link



Figure 26 - Receive Timing for CEPT Link







Figure 28 - CEPT Receive Timing



**Figure 29 - CEPT Transmit Timing** 



Figure 30 - CEPT PCM 30 Frame & Multiframe Formats

# **Packaging**

The MH89790B is available in three package options which are:

- The MH89790B which is pin compatible with the  $\bullet$ MH89790, has a row pitch of 1.3" and is fitted with a plastic lid. See Figure 31 for the dimensional drawing for this part.
- The MH89790BN which is a narrow version of the MH89790B and has a row pitch of 0.8". See Figure 32 for the dimensional drawing for this part.
- The MH89790BS which is a surface mountable version of the MH89790BN is suitable for Infrared Reflow (I.R.) soldering. See Figure 33 for the dimensional drawing, and Figure 34 for the recommended footprint.



Figure 31 - Physical Dimensions for the 40 Pin Dual in Line Hybrid 1.3" Row Pitch





Figure 33 - Physical Dimensions for the 40 Pin Dual in Line S.M.T. Hybrid



Figure 34 - Recommended Footprint for the 40 Pin Dual in Line S.M.T. Hybrid

# **Appendix**

**Control and Status Register Summary** 



Non-Frame Alignment Signal - CSTi1, Channel 17

# **MH89790B**





**NOTES:**