

August 1986 Revised March 2000

DM74LS393 Dual 4-Bit Binary Counter

General Description

Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS393 comprises two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The DM74LS393 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

Features


- Dual version of the popular DM74LS93
- DM74LS393 dual 4-bit binary counter with individual clocks
- Direct clear for each 4-bit counter
- Dual 4-bit versions can significantly improve system densi ies by reducing counter package count by 50%
- Typical maximum count frequency 35 MHz
- Buffered outputs reduce possibility of collector commutation

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| DM74LS393M | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow |
| DM74LS373N | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table


Counter Sequence (Each Counter)

Outputo

| | Count | Outputs | | | | | | |
|--|-------|---------|----------------|----------------|----------------|--|--|--|
| | | Q_D | Q _C | Q _B | Q _A | | | |
| | 0 | L | L | L | L | | | |
| | 1 | L | L | L | Н | | | |
| | 2 | L | L | Н | L | | | |
| | 3 | L | L | Н | Н | | | |
| | 4 | L | Н | L | L | | | |
| | 5 | L | Н | L | Н | | | |
| | 6 | L | Н | Н | L | | | |
| | 7 | L | Н | Н | Н | | | |
| | 8 | Н | L | L | L | | | |
| | 9 | Н | L | L | Н | | | |
| | 10 | Н | L | Н | L | | | |
| | 11 | Н | L | Н | Н | | | |
| | 12 | Н | Н | L | L | | | |
| | 13 | Н | Н | L | Н | | | |
| | 14 | Н | Н | Н | L | | | |
| | 15 | Н | Н | Н | Н | | | |
| | | | | | | | | |

H = HIGH Logic Level L = LOW Logic Level

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage 7V
Input Voltage
Clear 7V
A 5.5V

Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

| Symbol | Parameter | | Min | Nom | Max | Units |
|------------------|-------------------------------------|-----------|------|-----|------|-------|
| V _{CC} | Supply Voltage | | 4.75 | 5 | 5.25 | V |
| V _{IH} | HIGH Level Input Voltage | | 2 | | | V |
| V _{IL} | LOW Level Input Voltage | | | | 0.8 | V |
| I _{OH} | HIGH Level Output Current | | | | -0.4 | mA |
| I _{OL} | LOW Level Output Current | | | | 8 | mA |
| f _{CLK} | Clock Frequency (Note 2) | | 0 | | 25 | MHz |
| f _{CLK} | Clock Frequency (Note 3) | | 0 | | 20 | MHz |
| t _W | Pulse Width (Note 5) | | 20 | | | na |
| | C | lear HIGH | 20 | | | ns |
| t _{REL} | Clear Release Time (Note 4)(Note 5) | | 25↓ | | | ns |
| T _A | Free Air Operating Temperature | | 0 | | 70 | °C |

Note 2: $C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$.

Note 3: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 4: The symbol (\downarrow) indicates that the falling edge of the clear pulse is used for reference.

Note 5: $T_A = 25^{\circ}C$, and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions | | Min | Typ (Note 6) | Max | Units |
|-----------------|------------------------------|---|-------|------|-----------------|------|-------|
| VI | Input Clamp Voltage | $V_{CC} = Min, I_I = -18 \text{ mA}$ | | | | -1 5 | V |
| V _{OH} | HIGH Level | V _{CC} = Min, I _{OH} = Max | | 2.7 | 3.4 | | V |
| | Output Voltage | $V_{IL} = Max, V_{IH} = Min$ | | | | | |
| V _{OL} | LOW Level | V _{CC} = Min, I _{OL} = Max | | | 0.35 | 0.5 | |
| | Output Voltage | $V_{IL} = Max, V_{IH} = Min$ | | 0.33 | 0.5 | V | |
| | | I _{OL} = 4 mA, V _{CC} = Min | | | 0.25 | 0.4 | |
| II | Input Current @ Max | $V_{CC} = Max, V_I = 7V$ | Clear | | | 0.1 | mA |
| | Input Voltage | $V_{CC} = Max, V_I = 5.5V$ | Α | | | 0.2 | IIIA |
| I _{IH} | HIGH Level | $V_{CC} = Max, V_I = 2.7V$ | Clear | | | 20 | |
| | Input Current | | Α | | | 40 | μА |
| I _{IL} | LOW Level | $V_{CC} = Max, V_I = 0.4V$ | Clear | | | -0.4 | mA |
| | Input Current | | Α | | | -1 6 | |
| Ios | Short Circuit Output Current | V _{CC} = Max (Note 7) | | -20 | | -100 | mA |
| I _{CC} | Supply Current | V _{CC} = Max (Note 8) | | | 15 | 26 | mA |

Note 6: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 8: I_{CC} is measured with all outputs open, both CLEAR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

| | Parameter | | $R_L = 2 k\Omega$ | | | | |
|------------------|--|---------------------|------------------------|-----|------------------------|-----|-------|
| Symbol | | From (Input) | C _L = 15 pF | | C _L = 50 pF | | Units |
| | | To (Output) | Min | Max | Min | Max | |
| f _{MAX} | Maximum Clock Frequency | A to Q _A | 25 | | 20 | | MHz |
| t _{PLH} | Propagation Delay Time LOW-to-HIGH Level Output | A to Q _A | | 20 | | 24 | ns |
| t _{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | A to Q _A | | 20 | | 30 | ns |
| t _{PLH} | Propagation Delay Time LOW-to-HIGH Level Output | A to Q _D | | 60 | | 87 | ns |
| t _{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | A to Q _D | | 60 | | 87 | ns |
| t _{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | Clear to Any Q | | 39 | | 45 | ns |



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 14 13 12 11 10 9 8 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\frac{0.620 - 8.128}{(7.620 - 8.128)}$ 0.060 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508)0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 ^{+0.040} -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N144 (REV.F)

www.fairchildsemi.com